Abstract
When mapping high-throughput signal processing applications onto heterogeneous platforms, parts of these applications will most likely be mapped into re-configurable components. The current trend of automating such mappings assumes that one can transform application specification to implementation specification without delving deep into details. This implies that one has to rely on the (re-)use of IP components, even when it remains unknown what the final exact specification of the implementation components will be. When it comes to 1) (re-)using of IP components, 2) porting of designs from one platform (component) to another, and 3) relying on IP components in high-level (task-level) application to (re-configurable) platform (component) mapping, the design requirements and constraints are not well defined. To find out what they should be, we have conducted two case studies around the (re-)use of IP components; one focusing on the porting issue, and one dealing with the automated task-level mapping. The goal of these case studies was to identify and resolve the problems that come with the so-called completion logic or glue logic that hinders fast and accurate IP embedding in a high-level implementation specification and description.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Crochiere, R., Rabiner, L.: Fundamental of Multirate Signal Processing. Prentice-Hall, Englewood Cliffs (1983)
Keating, M., Bricaud, P.: Reuse Methodology Manual, 3rd edn. Kluwer Academic Publishers, Dordrecht (2002)
Voros, N.S.: System Design Reuse, ch.7, pp. 79–99. Kluwer Academic Publishers, Dordrecht (2003)
Alliot, S.: Architecture Exploration for Large Scale Array Signal Processing Systems. PhD thesis, Leiden University, The Netherlands (December 2003)
Sangiovanni-Vincentelli, A.: Defining platform- based design. EEDesign of EETimes (February 2002)
Harris, T., et al.: Compilation from Matlab to Process Networks Realized in FPGA . Kluwer Academic Publishers, Dordrecht ( April 2002)
Open Core Protocol International Partnership, http://www.ocpip.org/about/ocp
Givaris, T., Vahid, F., Henkel, J.: System-Level Exploration for Pareto-optimal Configurations in Parameterized SoC.In: Proc. IEEE/ACM ICCCAD (November 2001)
VSI, Virtual Socket Interface Alliance, http://www.vsi.org
OMG: Object Management Group, http://www.omg.org
CSYDIC-Telecom, System Design Industrial Council of European Telecom Industries, http://sydic.vitamib.com
Doucet, F., Gupta, R.: Microelectronic SoC Modeling using Objects and their Relationships. In:1st Online Symposium for Electrical Engineers (May 2003)
Kienhuis, B., Rypkema, E., Deprettere, E.: Compaan: Deriving Process Networks form Matlab for Embedded Signal Processing Architectures. In: Proc. Of the 8th International workshop on the Hardware/Software Codesign (CODES) (May 2000)
Zissulescu, C., Stefanov, T., Kienhuis, B., Deprettere, E.: LAURA:Leiden Architecture Research and Exploration Tool. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, Springer, Heidelberg (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lemaitre, J., Alliot, S., Deprettere, E. (2004). On the (Re-)Use of IP-Components in Re-configurable Platforms. In: Pimentel, A.D., Vassiliadis, S. (eds) Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2004. Lecture Notes in Computer Science, vol 3133. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27776-7_28
Download citation
DOI: https://doi.org/10.1007/978-3-540-27776-7_28
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22377-1
Online ISBN: 978-3-540-27776-7
eBook Packages: Springer Book Archive