Abstract
This paper describes a design flow for Systems-on-Chip(SoCs) utilizing a previously presented HIBI communication network. The system designer is assisted with an automated two-level architecture exploration that optimizes the component allocation, task mapping and scheduling with static application analyses, and dynamic simulations. The utilization of a system-level model of computation enables fast analysis of the design and facilitates automated architecture exploration. Communication design is in a key role in the design flow since it is a critical part of contemporary SoCs. The platform of the design flow is based on the HIBI communication network that is easily scalable and parameterizable for a variety of communication requirements. As a result, the design flow selects the computational component from library, HIBI network instance and application mapping that optimizes the result of cost function. The designer assists the flow by defining the cost function and optimization control parameters as well as giving the architecture and mapping constraints.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Ferrari, A., Sangiovanni-Vincentelli, A.: System Design: Traditional Concepts and New Paradigms. In: Proceedings of IEEE International Conference on Computer Design: VLSI in Computer and Processors, pp.2–12 (1999)
Cesário, W.: et al.: Component-Based Design Approach for Multicore SoCs. In: Proc. of 39th Design Automation Conference, pp.789–794 (2002)
Gerstlauer, A., et al.: System: Design: A Practical Guide with SpecC. Kluwer Academic Publishers, Boston (2001)
Lahtinen, V., et al.: Interconnection Scheme for Continuous-Media Systems-on-a- Chip. Microprocessors and Microsystems 26(3), 123–138 (2002)
Lee, E.A., Parks, T.M.: Dataflow Process Networks. Proc. of the IEEE 83(5), 773–801 (1995)
Haubelt, C., et al.: System Design for Flexibility. In: Proc. of Design, Automation and Test in Europe,pp. 854–861 (2002)
Pimentel, A.D., et al.: Exploring Embedded-Systems Architectures with Artemis. IEEE Computer 34(11), 57–63 (2001)
WWW site of Ptolemy project, http://ptolemy.eecs.berkeley.edu
Kogel, T., et al.: Virtual Architecture Mapping: A SystemC based Methodology for Architectural Exploration of System-on-Chip Designs. In: Proc. of the International Workshop on Systems, Architectures, Modeling and Simulation, pp. 108–113 (2003)
Brunel, J.-Y., et al.: COSY Communication IP’s. In: Proceeding of 37th Design Automation Conference, pp.406–409 (2000)
Cesário, W., et al.: Component-based Design Approach for Multicore SoCs. In: Proc. of Design Automation Conference, pp.789–794 (2002)
Dziri, M.A., et al.: Combining Architecture Exploration and a Path to Implementation to Build a Complete SoC Design Flow from System Specification to RTL. In: Proc. of Asia and South Pacific Design Automation Conference, pp.219–224 (2003)
Cai, L., et al.: C/C++ Based System Design Flow Using SpecC, VCC and SystemC. Technical Report CECS-TR-02-30. Center for Embedded Computer Systems, University of California, Irvine (2002)
Cadence. WWW site of Cadence, www.cadence.com
Hsieh, H., et al.: Efficient Methods for Embedded System Design Space Exploration. In: Proc. of Design Automation Conference, pp.607–612 (2000)
Kahn, G.: The Semantics of a Simple Language for Parallel Programming. In: Proc. of IFIP Congress vol. 74, pp.471–475 (1974)
Object Management Group. WWW site of UML Resources, http://www.omg.org/uml/
Telelogic. WWW site of Telelogic Tau Generation 2, http://www.taug2.com/
Martin, G., et al.: Embedded UML: A Merger of Real-Time UML and Co-Design. In: Proc. of International Symposium on Hardware/Software Codesign, pp.23– 28 (2001)
Green, P.N., Edwards, M.D.: The Modeling of Embedded Systems Using HASoC. In: Proc. of Design, Automation and Test in Europe, pp.752–759 (2002)
Object Management Group. XML Metadata Interchange (XMI) Specification, Version 2.0 (2003)
Kirkpatrick, S., et al.: Optimization by Simulated Annealing. Science 220(4598), 671–680 (1983)
Krishnamurthy, B.: An Improved Min-Cut Algorithm for Partitioning VLSI Networks. IEEE Transactions on Computers 33(5), 438–446 (1984)
Kangas, T., et al.: Using a Communication Generator in SoC Architecture Exploration. In: Proc. of International Symposium on System-on-Chip, pp.105–108 (2003)
Riihimäki, J., et al.: Parameter Optimization Tool for Enhancing On-chip Network Performance. In: Proc. of the IEEE International Symposium of Circuits and Systems, pp. 61–64 (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kangas, T. et al. (2004). A Communication-Centric Design Flow for HIBI-Based SoCs. In: Pimentel, A.D., Vassiliadis, S. (eds) Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2004. Lecture Notes in Computer Science, vol 3133. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27776-7_49
Download citation
DOI: https://doi.org/10.1007/978-3-540-27776-7_49
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22377-1
Online ISBN: 978-3-540-27776-7
eBook Packages: Springer Book Archive