Abstract
Design space exploration (DSE) for heterogeneous Systems on Chip (SoCs) is a key issue as today’s SoC complexity is steadily increasing. Methods for the estimation of implementation specific performance and cost features on all levels of design have to be developed. This contribution proposes an approach utilizing deterministic and stochastic Petri nets (DSPN) to analyze on-chip communication which is of increasing importance. In order to demonstrate the suitability of this approach the on-chip communication structure of two examples featuring typical SoC communication conflicts like competition for common communication resources have been studied. A modern heterogeneous DSP and a design example with an on-chip bus have been examined. The results show that sufficient modeling accuracy can be achieved with low modeling effort in terms of computation and implementation time.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
ARM AMBA: http://www.arm.com/armtech/AMBA
Blume, H., Huebert, H., Feldkämper, H., Noll, T.G.: Model based exploration of the design space for heterogeneous Systems on Chip. Proc. IEEE ASAP, San Jose, USA (July 2002)
DSPNexpress, http://www.dspnexpress.de
IBM CoreConnect, http://www-3.ibm.com/chips/products/coreconnect
Keutzer, K., Malik, S., Newton, A., Rabaey, J., Sangiovanni-Vincentelli, A.: System- Level-Design: Orthogonalization of Concerns and Platform-Based Design. IEEE Trans. on CAD of Integrated Circuits and Systems 19(12) (December 2000)
Kleinrock, L.: Queueing Systems – Vol. 1: Theory. John Wiley and Sons, Chichester (1975)
Lahiri, K., Raghunathan, A., Dey, S.:Evaluation of the traffic performance characteristics of system-on-chip architectures. Proc. VLSI Design, 29-35 (January 2001)
Lahiri, K., Raghunathan, A., Dey, S.: System-Level Performance Analysis for Designing On-Chip Communication Architectures. IEEE Trans. on CAD of Integrated Circuits and Systems (June 2001)
Lindemann, C.: Performance Modeling with Deterministic and Stochastic Petri Nets. John Wiley and Sons, Berlin (1998)
Mickle, M.H.: Transient and steady-state performance modeling of parallel processors. Applied Mathematical Modelling 22(7), 533–543 (1998)
Petri net tools data base, http://www.daimi.au.dk/PetriNets
Pimentel, A., Hertzberger, L., Lieverse, P., van der Wolf, P., Deprettere, E.: Exploring embedded System Architectures with Artemis. IEEE Computer 34(11) (November 2001)
Kogel, T., Doerper, M., Wieferink, A., et al.: A Modular Simulation Framework for Architectural Exploration of On-Chip Interconnection Networks. CODES+ISSS (October 2003)
Texas Instruments, http://www.ti.com
TimeNET, http://pdv.cs.tu-berlin.de/t~imenet/
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Blume, H., von Sydow, T., Noll, T.G. (2004). Performance Analysis of SoC Communication by Application of Deterministic and Stochastic Petri Nets. In: Pimentel, A.D., Vassiliadis, S. (eds) Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2004. Lecture Notes in Computer Science, vol 3133. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27776-7_50
Download citation
DOI: https://doi.org/10.1007/978-3-540-27776-7_50
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22377-1
Online ISBN: 978-3-540-27776-7
eBook Packages: Springer Book Archive