Abstract
Microcontrollers and ASICs have become a dominant part during the last years in the development of embedded applications like automotive control units. As described in our previous contribution we presented an alternative approach exploiting the possibilities of partial run-time reconfiguration of state-of-the-art Xilinx Virtex FPGAs. Our approach used a run-time system software for controlling reconfiguration and message handling. This paper presents some new extensions introducing dynamic priority measures as a first approach for adaptive reconfiguration decisions.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Becker, J., Huebner, M., Ullmann, M.: Real-Time Dynamically Run-Time Reconfiguration for Power-/Cost-optimized Virtex FPGA Realizations. In: Proceedings of the IFIP International Conference on Very Large Scale Integration (VLSI-SoC), Darmstadt, Germany, December 1-3, pp. 129–134 (2003)
Becker, J., Hübner, M., Ullmann, M.: Power Estimation and Power Measurement of Xilinx Virtex FPGAs: Trade-offs and Limitations. In: 16th Symposium on Integrated Circuit Design and System Design (SBCCI 2003), Sao Paulo, BRAZIL (September 2003)
Blodget, B., McMillan, S., Lysaght, P.: A Lightweight Approach for Embedded Reconfiguration of FPGAs. In: Design, Automation and Test in Europe Conference and Exhibition, Munich, March 3-7, pp. 399–400 (2003)
Horta, E.L., Lockwood, J.W., Taylor, D.E., Parlour, D.: Applications of reconfigurable computing: Dynamic hardware plugins in an FPGA with partial run-time reconfiguration. In: Proceedings of the 39th conference on Design automation, New Orleans, pp. 343–348 (June 2002)
Hübner, M., Ullmann, M., Weissel, F., Becker, J.: Real-time Configuration Code Decompression for Dynamic FPGA Self-Reconfiguration. In: Proceedings of the 11th Reconfigurable Architectures Workshop (RAW/IPDPS) 2004, Santa Fé, New Mexico, USA (April 2004)
Kearney, D., Wigley, G.: The first real operating system for reconfigurable computers. In: Proceedings of the 6th Australasian Computer Systems Architecture Conference 2001, ACSAC 2001, Gold Coast, Queensland, Australia, January 29-30, pp. 130–137 (2001)
Kearney, D., Wigley, G.: The management of applications for reconfigurable computing using an operating system. In: Australian Computer Science Communications, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture, Melbourne, Australia, vol. 6, 24(3), pp. 73–81 (January 2002)
Levinson, L., Manner, R., Sessler, M., Simmler, H.: Preemptive Multitasking on FPGAs. In: IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, California, April 17-19, pp. 301–302 (2000)
Marescaux, T., Bartic, A., Verkest, D., Vernalde, S., Lauwereins, R.: Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 795–805. Springer, Heidelberg (2002)
Mignolet, J.-Y., Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip. In: Proceedings of Design, Automation and Test in Europe (DATE) Conference, Munich, Germany, pp. 986–991 (March 2003)
Mignolet, J.-Y., Vernalde, S., Verkest, D., Lauwereins, R.: Enabling hardware-software multitasking on a reconfigurable computing platform for networked portable multimedia appliances. In: Proceedings of the International Conference Engineering Reconfigurable Systems and Architecture 2002, Las Vegas, USA, pp. 116–122 (June 2002)
Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Designing an operating system for a heterogeneous reconfigurable SoC. In: Proceedings of the International Parallel and Distributed Processing Symposium 2003, Nice, France, April 22-26, pp. 174–180 (2003)
Nollet, V., Mignolet, J.-Y., Bartic, T.A., Verkest, D., Vernalde, S., Lauwereins, R.: Hierarchical Run-Time Reconfiguration Managed by an Operating System for Reconfigurable Systems. In: Proceedings of the International Conference on Engineering Reconfigurable Systems and Algorithms 2003, Las Vegas, pp. 81–187 (June 2003)
Haug, G., Rosenstiel, W.: Reconfigurable hardware as shared resource for parallel threads. In: Proceedings IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, California, April 15-17, pp. 320–321 (1998)
Ullmann, M., Hübner, M., Grimm, B., Becker, J.: An FPGA Run-Time System for Dynamical On-Demand Reconfiguration. In: Proceedings of the 11th Reconfigurable Architectures Workshop (RAW/IPDPS) 2004, Santa Fé, New Mexico, USA (April 2004)
VDI report vol. 1547, 9th International Congress on Electronics in Automotives, Baden Baden, Germany (October 2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ullmann, M., Hübner, M., Grimm, B., Becker, J. (2004). On-Demand FPGA Run-Time System for Dynamical Reconfiguration with Adaptive Priorities. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_47
Download citation
DOI: https://doi.org/10.1007/978-3-540-30117-2_47
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22989-6
Online ISBN: 978-3-540-30117-2
eBook Packages: Springer Book Archive