Skip to main content

Throughput and Reconfiguration Time Trade-Offs: From Static to Dynamic Reconfiguration in Dedicated Image Filters

  • Conference paper
  • 1185 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3203))

Abstract

This paper analyzes the evolution of DRIP image processor from a statically reconfigurable design to a fast dynamic approach. The focus is in the overhead introduced by new programmable modules needed for RTR support and in the methodology used to redefine the basic processor elements. DRIP can perform a huge set of digital image processing algorithms with real-time performance, attending the requirements of contemporary complex applications.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   74.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Becker, J., Pionteck, T., Glesner, M.: An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing. In: XII Symposium on Integrated Circuits and System Design (SBCCI), Manaus, Brazil (2000)

    Google Scholar 

  2. Adário, A.M.S., Roehe, E.L., Bampi, S.: Dynamically reconfigurable architecture for image processor applications. In: Proceedings of the 1999 Design Automation Conference (DAC), New Orleans, USA, pp. 623–628 (1999)

    Google Scholar 

  3. Mignolet, J.Y., Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip. In: Design, Automation and Test in Europe (DATE 2003), Proceedings, Munique, Alemanha, pp. 986–991 (2003)

    Google Scholar 

  4. Dehon, A., Caspi, E., Chu, M., Huang, R., Yeh, J., Markovsky, Y., Wawrzynek, J.: Stream computations organized for reconfigurable execution (score): Introduction and tutorial. In: Proceedings of Field-Programmable Logic and Applications, FPL (2000)

    Google Scholar 

  5. Comptom, K., Hauck, S.: Reconfigurable computing: A survey of systems and software. ACM Computing Surveys 34(2), 171–210 (2002)

    Article  Google Scholar 

  6. Xilinx, I.: Xilinx virtex datasheets (2003), http://www.xilinx.com

  7. Horta, E., Kofugi, S.: A run-time reconfigurable atm switch. In: RAW 2002 9th - Reconfigurable Architectures Workshop Proceeding, Fort Lauderdale, USA (2002)

    Google Scholar 

  8. Salefski, B., Caglar, L.: Re-configurable computing in wireless. In: Design Automation Conference (DAC), Proceeding, Las Vegas, USA (2001)

    Google Scholar 

  9. Cardoso, J.M.P., Weinhardt, M.: From c programs to the configure execute model. In: Design, Automation and Test in Europe (Date 2003), Proceedings, Munique, Alemanha, pp. 576–581 (2003)

    Google Scholar 

  10. Dehon, A.: Dpga-coupled mocroprocessors: Commodity ics for the early 21st century. In: FPGAs for Custom Computing Machines, Proceedings, pp. 31–33 (1994)

    Google Scholar 

  11. Schmit, H.e.a.: Piperench: A virtualized programmable datapath in 0.18 micron technology. In: IEEE Custom Integrated Circuits Conference, CICC (2002)

    Google Scholar 

  12. Backus, J.: Can programming be liberated from the von neumann style? a functional style and its algebra of programs. Comm. Of the ACM 21(8), 613–641 (1978)

    Article  MATH  MathSciNet  Google Scholar 

  13. Leite, N.J., Barros, M.A.: A highly reconfigurable neighborhood processor based on functional programming. In: IEEE International Conference on Image Processing, Proceedings, pp. 659–663 (1994)

    Google Scholar 

  14. Knuth, D.E.: The Art of Computer Programming. Addison-Wesley, Reading (1973)

    Google Scholar 

  15. Boschetti, M.R., Adario, A.M.S., Silva, I.S., Bampi, S.: Techniques and mechanisms for dynamic reconfiguration in an image processor. In: Integrated Circuits and Systems Design Symposium, SBCCI2002, Porto Alegre, Brazil (2002)

    Google Scholar 

  16. Hartenstein, R.: A decade of reconfigurable computing: a visionary retrospective. In: Proc. International Conference on Design Automation and Testing in Europe 2001 (DATE 2001), Munique, Alemanha (2001)

    Google Scholar 

  17. Van Vliet, L.J.: Diplib - the delft image processing library (2002), http://www.ph.tn.tudelft.nl/DIPlib/

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Boschetti, M.R., Bampi, S., Silva, I.S. (2004). Throughput and Reconfiguration Time Trade-Offs: From Static to Dynamic Reconfiguration in Dedicated Image Filters. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_49

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30117-2_49

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-22989-6

  • Online ISBN: 978-3-540-30117-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics