Abstract
A previous study [1] demonstrates the advantages of replacing registers by FPGA embedded memories during the storage allocation phase of High-Level Synthesis. The trend in new FPGAs to have large amounts of on-chip embedded memories motivated this proposition and resulted in substantial area decrease in the synthesized designs. This paper elaborates further on the various possibilities involved during storage allocation onto embedded memories, and presents new memory binding techniques. These techniques include modifications to the memory mapping procedure presented in [1] and cater to various memory specifications. The embedded memories differ in their assumptions of the number of memory banks, the number of ports on each bank, and the read/write types of each port. The paper highlights the benefits of the new techniques and discusses the pros and cons involved in each case. The Discrete Cosine Transform (DCT) benchmark illustrates the area improvements obtained in the new approaches compared to conventional register binding (up to 47%). The results are evaluated through an analysis of both area and delay performances.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Al Atat, H., Ouaiss, I.: Register Binding for FPGAs with Embedded Memory. In: Proceedings of the Twelfth IEEE Workshop on FPGAs for Custom Computing Machines, April 2004, IEEE Computer Society Press, Los Alamitos (2004) (accepted for publication)
Ahmad, I., Roger Chen, C.Y.: Post Processor for Data Path Synthesis Using Multiport Memories. In: Proc. IC-CAD 1991, pp. 276–279 (1991)
McFarland, M.C., Parker, A.C., Camposano, R.: Tutorial on high-level synthesis. In: Proc. 25th Design Automation Conf., pp. 330–336 (1988)
De Micheli, G.: Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York (1994)
Gajski, D., Dutt, N., Wu, A., Lin, S.: High-Level Synthesis. Kluwer Academic Publishers, Boston (1992)
Lin, Y.-L.: Survey Paper: Recent developments in high-level synthesis. ACM Transactions on Design Automation of Electronic Systems 2(1), 2–21 (1997)
Stok, L.: Interconnection Optimisation during Data Path Allocation. In: Proc. EDAC, pp. 141–145 (1990)
Kim, T., Liu, C.L.: Utilization Multiport Memories in Data Path Synthesis. In: 30th ACM/IEEE Design Automation Conference, pp. 298–302 (1993)
Tseng, C.-J., Siewiorek, D.P.: Automated Synthesis of Data Paths in Digital Systems. IEEE Trans. CAD CAD-5(3), 379–395 (1986)
Kurdahi, F.J., Parker, A.C.: REAL: A Program for Register Allocation. In: Proceedings of the 24th Design Automation Conference, pp. 210–215 (1987)
Ellervee, P., Miranda, M., Catthoor, F., Hemani, A.: Exploiting Data Transfer Locality in Memory Mapping (1999)
Balakrishnan, M., et al.: Allocation of Multiport Memories in Data Path Synthesis. IEEE Trans. CAD 7(4), 536–540 (1988)
Altera Corporation, http://www.altera.com
Luthra, M., Gupta, S., Dutt, N.D., Gupta, R., Nicolau, A.: Interface Synthesis using Memory Mapping for an FPGA Platform. In: 21st Intl. Conference on Computer Design, October 2003, pp. 140–145 (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Dagher, D., Ouaiss, I. (2004). Storage Allocation for Diverse FPGA Memory Specifications. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_62
Download citation
DOI: https://doi.org/10.1007/978-3-540-30117-2_62
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22989-6
Online ISBN: 978-3-540-30117-2
eBook Packages: Springer Book Archive