Skip to main content

TAST Profiler and Low Energy Asynchronous Design Methodology

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3254))

Abstract

In this paper, we present a tool for estimating the activity of asynchronous circuit specifications. This tool is well suited for monitoring how and where the activity is spread in a circuit. The quality and the precision of the results allow the designer to perform optimizations early in the design flow in order to improve the energy consumption and the speed of asynchronous circuits. Based on the TAST profiler, an energy optimization methodology is defined, focusing on micro-architecture decomposition, choice structures unbalancing and channels splitting. All these techniques are illustrated using an example.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. http://www.model.com/products/tours/58/code_coverage_web/code_coverage_web.htm

  2. http://www.covermeter.com

  3. Fallah, F., Devadas, S., Keutzer, K.: OCCOM-efficient computation of observability-based code coverage metrics for functional verification. IEEE-Transactions-on-Computer- Aided-Design-of-Integrated-Circuits-and-Systems 20(8), 1003–1015 (2001)

    Article  Google Scholar 

  4. Kudva, P., Akella, V.: A technique for estimating power in self-timed asynchronous circuits. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, November 1994, pp. 166–175 (1994)

    Google Scholar 

  5. Beerel, P.A., Hsieh, C.-T., Wadekar, S.: Estimation of energy consumption in speedindependent control circuits. In: International Symposium on Low-Power Design, pp. 39–44 (1995)

    Google Scholar 

  6. Pénzes, P.I., Martin, A.J.: An energy estimation method for asynchronous circuits with application to an asynchronous microprocessor. In: Proc. Design, Automation and Test in Europe (DATE), March 2002, pp. 640–647 (2002)

    Google Scholar 

  7. http://tima.imag.fr/cis/TASTProject

  8. Tierno, J.A., Manohar, R., Martin, A.J.: The Energy and Entropy of VLSI Computations. In: Async 1996 Second International Symposium on Advanced Research in Asynchronous Circuits and Systems (March 1996)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Slimani, K., Rémond, Y., Sicard, G., Renaudin, M. (2004). TAST Profiler and Low Energy Asynchronous Design Methodology. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_29

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30205-6_29

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-23095-3

  • Online ISBN: 978-3-540-30205-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics