Abstract
This paper presents the use of SystemC to model communication channels for asynchronous circuits at various levels of abstraction. Our channel library supports transactions through a CSP-like interface (implementing send() and receive() commands) as well as through one of many specific handshake protocols e.g. 4-phase-bundled-data push etc. Our SystemC implementation enables a seamless design flow which makes possible: (i) modeling and simulation at different and mixed levels of abstraction, and (ii) easy use of different data types and handshake protocols on different channels in the circuit being designed. The paper also illustrates the use of this design flow for several asynchronous Networks-on-Chip all the way from system level to handshake components.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Hoare, C.A.R.: Communicating Sequential Processes. Communications of the ACM 21, 666–677 (1978)
Berkel, K.v., Kessels, J., Roncken, M., Saeijs, R., Schalij, F.: The VLSI Programming Language Tangram and Its Translation into Handshake Circuits. In: Proceedings of the European Conference on Design Automation, EDAC, pp. 384–389 (1991)
Bardsley, A., Edwards, D.: Compiling the language Balsa to delay-insensitive hardware. In: Kloos, C.D., Cerny, E. (eds.) Hardware Description Languages and their Applications (CHDL), pp. 89–91 (1997)
Martin, A.J.: Formal program transformations for VLSI circuit synthesis. In: Dijkstra, E.W. (ed.) Formal Development of Programs and Proofs. UT Year of Programming Series, pp. 59–80. Addison-Wesley, Reading (1989)
Sparsø, J., Furber, S.: Principles of Asynchronous Circuit Design. Kluwer Academic Publishers, Boston (2001)
Pedersen, M.: Design of Asynchronous circuits using standard CAD tools. Technical Report IT-E 774, Technical University of Denmark, Dept. of Information Technology (1998) (in Danish)
Saifhashemi, A.: Verilog HDL: A Replacement for CSP. In: 3rd Asynchronous Circuit Design Workshop - ACiD-WG, Heraklion, Greece (2003), http://www.scism.sbu.ac.uk/ccsv/ACiD-WG/Workshop3FP5/
Systemc workgroup website, http://www.systemc.org
Fitzpatrick, T.: SystemVerilog for VHDL Users. In: Proceedings of the 2004 Design, Automation and Test in Europe Conference (DATE 2004), IEEE, Los Alamitos (2004)
Mahadevan, S., Bjerregaard, T.: DTU Channel Package tob/SystemC/channels.html (2003), http://www.imm.dtu.dk/
Benini, L., Micheli, G.D.: Networks on Chips: A new SoC Paradigm. IEEE Computer 35, 70–78 (2002)
Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Proceedings of the 38th Design Automation Conference, pp. 684–689 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bjerregaard, T., Mahadevan, S., Sparsø, J. (2004). A Channel Library for Asynchronous Circuit Design Supporting Mixed-Mode Modeling. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_32
Download citation
DOI: https://doi.org/10.1007/978-3-540-30205-6_32
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23095-3
Online ISBN: 978-3-540-30205-6
eBook Packages: Springer Book Archive