Skip to main content
SpringerLink
Log in

Single Supply Voltage High-Speed Semi-dynamic Level-Converting Flip-Flop with Low Power and Area Consumption

  • Conference paper
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (PATMOS 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3254))

  • 1290 Accesses

Abstract

A novel semi-dynamic level-converting flip-flop is proposed and compared to standard level shifter circuits concerning speed, power, integration and soft-error-rate. The flip-flop operates at one single supply voltage which allows most compact design as well as reduced place and route effort. In addition to its superior delay and power consumption properties, it offers simple implementation of robust multi-vdd low power systems with minimum area overhead and easy integrability into standard design flows.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Mahmoodi-Meimand, H., Roy, K.: Self-Precharging Flip-Flop (SPFF): A New Level Converting Flip-Flop. In: ESSCIRC (2002)

    Google Scholar 

  2. Augsburger, S., Nikolic, B.: Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction. In: ICCD (2002)

    Google Scholar 

  3. Ishihara, F., Sheikh, F., Nikolic, B.: Level Conversion for Dual-Supply Systems. In: ISLPED (2003)

    Google Scholar 

  4. Chandrakasan, A., Sheng, S., Broderson, R.: Low-Power CMOS Digital Design. JSSC 27(4) (1992)

    Google Scholar 

  5. Gonzales, R., Gordon, B., Horowitz, M.: Supply and Threshold Voltage Scaling for Low Power CMOS. JSSC 32(8) (1997)

    Google Scholar 

  6. Sakurai, T., Newton, A.R.: Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas. JSSC 25(2), 584–594 (1990)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Munich University of Technology, Theresienstr. 90, 80290, Munich, Germany

    Stephan Henzler & Doris Schmitt-Landsiedel

  2. Infineon Technologies AG, Coporate Logic, Balanstr. 73, D-81541, Munich, Germany

    Georg Georgakos & Jörg Berthold

Authors
  1. Stephan Henzler
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Georg Georgakos
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Jörg Berthold
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Doris Schmitt-Landsiedel
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Politecnico di Torino, 10129, Torino, Italy

    Enrico Macii

  2. Electrical and Computer Engineering Department, University of Patras, Greece

    Vassilis Paliouras

  3. Department of Electrical and Computer Engineering, University of Patras, Patras, Greece

    Odysseas Koufopavlou

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Henzler, S., Georgakos, G., Berthold, J., Schmitt-Landsiedel, D. (2004). Single Supply Voltage High-Speed Semi-dynamic Level-Converting Flip-Flop with Low Power and Area Consumption. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_41

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30205-6_41

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-23095-3

  • Online ISBN: 978-3-540-30205-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation