Skip to main content

A Low and Balanced Power Implementation of the AES Security Mechanism Using Self-Timed Circuits

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3254))

Abstract

The hardware implementation of AES algorithm as an asynchronous circuit has a reduced leakage of information through side-channels and enjoys high performance and low power. Dual-rail data encoding and return-to-spacer protocol are used to avoid hazards, including data-dependent glitches, and in order to make switching activity data-independent (constant). The implementation uses a coarse pipeline architecture which is different from traditional micropipelines. The pipeline stages are complex and have built-in controllers implemented as chains of David cells (special kind of latches), whose behaviour is similar to fine-grain pipelines. A highly balanced security latch is designed. The design is partly speed-independent; in a few places it uses well localised and justified relative timing assumptions. The security properties of the system are evaluated by extensive simulation and by counting switching activity.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Daemen, J., Rijmen, V.: The Design of Rijndael. Springer, Heidelberg (2002)

    MATH  Google Scholar 

  2. http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf

  3. http://www.opencores.org/projects/aes_core

  4. Managard, S., Aigner, M., Dominikus, S.: A Highly Regular and Scalable AES Hardware Architecture. IEEE Transactions on Computer 52(4) (April 2003)

    Google Scholar 

  5. Anderson, R.: Why Cryptosystems Fail. Communications of ACM 37(11), 32–40 (1994)

    Article  Google Scholar 

  6. Anderson, R., Kuhn, M.: Tamper Resistance: A Cautionary Notice. In: Proc. 2nd USENIX Workshop on Electronic Commerce, Oakland, California (1996)

    Google Scholar 

  7. Hess, E., Jansen, N., Meyer, B., Schutze, T.: Information Leakage Attacks Against Smart Card Implementations of Cryptographic Algorithms and Countermeasures: A Survey, http://www.math.tu-dresden.de/~schuetze/reports/leakage.pdf

  8. http://www.cs.man.ac.uk/amulet

  9. Morioka, S., Satoh, A.: An Optimized S-Box Circuit Architecture for Low Power AES Design. In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 172–186. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  10. Patterson, D.A., Hennessy, J.L.: Computer Organization & Design: the Hardware/Software Interface, 2nd edn. Morgan Kaufman Publishers, Inc., San Francisco (1997) ISBN 1-55860-491-X

    Google Scholar 

  11. Ivan, E.: Sutherland, Micropipelines. Communications of the ACM 32(6), 720–738 (1989)

    Article  Google Scholar 

  12. Shang, D., Burns, F., Koelmans, A., Yakovlev, A., Xia, F.: Asynchronous System Synthesis Based on Direct Mapping using VHDL and Petri nets. In: IEE Proc. of CDT (accepted for publication)

    Google Scholar 

  13. Sasao, T.: AND-EXOR expressions and their optimization. In: Sasao (ed.) Logic Synthesis and Optimization, pp. 287–312. Kluwer Academic Publishers, Dordrecht (1993)

    Google Scholar 

  14. Seitz, C.L.: System timing. In: Introduction to VLSI systems (Carver Mead and Lynn Conway), ch. 7, pp. 218–262. Addison-Wesley, Reading (1997)

    Google Scholar 

  15. Plana, L.A., Riocreux, P.A., Bainbridge, W.J., Bardsley, A., Garside, J.D., Temple, S.: SPA: A Synthesiable Amulet Core for Smartcard Applications. In: The Proceedings of 8th International Symposium on Asynchronous Circuits and Systems, Manchester, U.K (April 2002)

    Google Scholar 

  16. Sokolov, D., Murphy, J., Bystrov, A., Yakovlev, A.: Improving the Security of Dual-rail Circuits. Submitted to CHES 2004 (2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Shang, D., Burns, F., Bystrov, A., Koelmans, A., Sokolov, D., Yakovlev, A. (2004). A Low and Balanced Power Implementation of the AES Security Mechanism Using Self-Timed Circuits. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_49

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30205-6_49

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-23095-3

  • Online ISBN: 978-3-540-30205-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics