Skip to main content

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3254))

Abstract

Crosstalk causes logical errors due to data dependent delay degradation as well as energy consumption and is considered the biggest signal integrity challenge for long on-chip buses implemented in Ultra Deep Submicron CMOS technology. Elimination or minimization of crosstalk is crucial to the performance and reliability of SoC designs. This paper presents a novel on-chip bus encoding scheme targeting high performance generic SoC systems. In addition to its efficiency in terms of power, the scheme eliminates three types of crosstalk that cause miller-like transition on two or three adjacent wires simultaneously. The paper describes the technique, its implementation (using the widely adopted AMBA-AHB SoC bus standard) and provides experimental results indicating upto 38% energy saving for systems implemented in 0.18μm CMOS technology.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Sotirsadis, P.P., Chandrakasan, A.: Bus energy minimization by transition pattern coding (TPC) in deep sub-micron technologies. In: IEEE/ACM International Conference on Computer Aided Design, ICCAD 2000, pp. 322–327 (2000)

    Google Scholar 

  2. Guardiani, C., Forzan, C., Franzini, B., Pandini, D.: Modeling the Effect of Wire Resistance in Deep Submicron Coupled Interconnects for Accurate Crosstalk Based Net Sorting. In: Patmos International Workshop on Power and Timing Modeling, Optimization and Simulation, October 7-9 (1998)

    Google Scholar 

  3. Heydari, P., Pedram, M.: Analysis and Reduction of Capacitive Coupling Noise in High Speed VLSI Circuits. In: IEEE International Conference on Computer Design (ICCD), Austin, Texas, September 2001, pp. 104–109 (2001)

    Google Scholar 

  4. Duan, C., Tirumala, A., Khatri, S.P.: Analysis and avoidance of cross-talk in onchip buses. Hot Interconnects 9, 133–138 (2001)

    Article  Google Scholar 

  5. Stan, M.R., Burleson, W.P.: Bus-invert coding for low-power I/O. VLSI Systems. IEEE Transactions 3(1), 49–58 (1995)

    Google Scholar 

  6. Benini, L., Micheli, G.D., Macii, E., Sciuto, D., Silviano, C.: Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems. In: Proceedings of Seventh Great Lakes Symposium on VLSI 1997, March 13-15, pp. 77–82 (1997)

    Google Scholar 

  7. Kim, K.-W., Kwang-Hyun-Baek, Shanbhag, N., Liu, C.L., Kang, S.-M.: Couplingdriven signal encoding scheme for low-power interface design. In: IEEE/ACM International Conference on Computer Aided Design, ICCAD 2000, November 2000, pp. 318–321 (2000)

    Google Scholar 

  8. Lyuh, C.G., Kim, T.: Low power bus encoding with crosstalk delay elimination. In: 15th Annual IEEE International on ASIC/SOC Conference 2002, September 25-28, pp. 389–393 (2002)

    Google Scholar 

  9. Tiehan, L., Henkel, J., Lekatsas, H., Wolf, W.: Enhancing signal integrity through a lowoverhead encoding scheme on address buses. In: Design, Automation and Test in Europe Conference and Exhibition, March 3-7 (2003)

    Google Scholar 

  10. Sotiriadis, P.P., Chandrakasan, A.: Low power bus coding techniques considering interwire capacitances. In: Proceedings of the IEEE on Custom Integrated Circuits Conference, CICC 2000, May 21-24, pp. 507–510 (2000)

    Google Scholar 

  11. Stan, M.R., Burleson, W.P.: Coding a terminated bus for low power. In: Proceedingsof Fifth Great Lakes Symposium on VLSI 1995, March 16-18, pp. 70–73 (1995)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Khan, Z., Arslan, T., Erdogan, A.T. (2004). A Dual Low Power and Crosstalk Immune Encoding Scheme for System-on-Chip Buses. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_60

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30205-6_60

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-23095-3

  • Online ISBN: 978-3-540-30205-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics