Abstract
In this work modelling of the power consumption for ripple-carry adders implemented in CMOS is considered. Based on the switching activity of each input bit, two switching models, one full and one simplified, are derived. These switching models can be used to derive the average energy consumed for one computation. This work extends previous results by introducing a data dependent power model, i.e., correlated input data is considered. Examples show that the switching model is accurate, while there are some differences in the power consumption. This is due to the fact that not all switching in the ripple-carry adder is rail-to-rail (full swing) in the actual implementation.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Najm, F.N.: A survey of power estimation techniques in VLSI circuits. IEEE Trans. VLSI Systems 2(4), 446–455 (1994)
Macii, E., Pedram, M., Somenzi, F.: High-level power modeling, estimation, and optimization. IEEE Trans. Computer-Aided Design 17(11), 1061–1079 (1998)
Lundberg, M., Muhammad, K., Roy, K., Wilson, S.K.: A novel approach to high-level swithing activity modeling with applications to low-power DSP system synthesis. IEEE Trans. Signal Processing 49(12), 3157–3167 (2001)
Landman, P.E., Rabaey, J.M.: Activity-sensitive architectural power analysis. IEEE Trans. Computer-Aided Design 15(6), 571–587 (1996)
Shams, A.M., Darwish, T.K., Bayoumi, M.A.: Performance analysis of low-power 1-bit CMOS full adders cells. IEEE Trans. VLSI Systems 10(1), 20–29 (2002)
Alioto, M., Palumbo, G.: Analysis and comparison on full adder block in submicron technology. IEEE Trans. VLSI Systems 10(6), 806–823 (2002)
Callaway, T.K., Swartzlander Jr., E.E.: Estimating the power consumption of CMOS adder. In: Proc. 11th Symp. on Comp. Arithmetic, pp. 210–216 (1993)
Nagendra, C., Irwin, M.J., Owens, R.M.: Area-time-power tradeoffs in parallel adders. IEEE Trans. Circuits Syst.–II 43(10), 689–702 (1996)
Montalvo, L.A., Satyanarayana, J.H., Parhi, K.K.: Estimation of average energy consumption of ripple-carry adder based on average length carry chains. In: Proc. IEEE Workshop on VLSI Signal Processing, pp. 189–198 (1996)
Freking, R., Parhi, K.K.: Theoretical estimation of power consumption in binary adders. In: Proc. IEEE Int. Symp Circuits Syst., Hong Kong, vol. II, pp. 453–457 (1998)
Satyanarayana, J.H., Parhi, K.K.: Power estimation of digital data paths using HEAT. IEEE Design & Test of Computers 17(2), 101–110 (2000)
Rabaey, J.M.: Digital Integrated Circuits - A Design Perspective. Prentice-Hall, Englewood Cliffs (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Johansson, K., Gustafsson, O., Wanhammar, L. (2004). Power Estimation for Ripple-Carry Adders with Correlated Input Data. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_68
Download citation
DOI: https://doi.org/10.1007/978-3-540-30205-6_68
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23095-3
Online ISBN: 978-3-540-30205-6
eBook Packages: Springer Book Archive