Abstract
This work investigates the inherent relations among latch-free dynamic pipelines (LFDP). Approaches to self-checking (SC) LFDP design are also presented.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Sutherland, I.E.: Micropipelines. Communications of the ACM 32(6), 720–738 (1989)
Williams, T.E., Horowiz, M.A.: A Zero-Overhead Self-Timed 160-ns 54-b CMOS Divider. IEEE Journal of Solid-State Circuits 26(11), 1651–1661 (1991)
Davis, A., Nowick, S.M.: An introduction to asynchronous circuit design University of Utah. Technical report (1997)
Wakerly, J.: Error Detecting Codes, Self-Checking Circuits and Applications. Elsevier North-Holland, Inc (1978)
Hulgaard, H., Burns, S.M., Borriello, G.: Testing Asynchronous Circuits: A Survey. Integration, the VLSI J. 19, 111–131 (1995)
Beerel, P., Meng, T.Y.: Semi-Modularity and Testability of speed-independent Circuits. Integration, TheVLSI J. 13 (September 1992)
Martin, A.J., Hazewindus, P.J.: Testing Delay-insensitive Circuits. In: Advanced Research in VLSI: Proceedings of the 1991 UC Santa Cruz Conference, pp. 118–132. The MIT Press, Cambridge (1991)
Varshavky, V.I. (ed.): Self-timed Control of Concurrent Processes. Kluwer Academic Publishers, Dordrecht (1990)
Chu, L.M., Puffrey, D.L.: Design Procedure for Differential Cascade Voltage Switch Circuits. IEEE J. Solid-State Circuits 21(6), 1082–1087 (1986)
Jha, N.K.: Testing for Multiple Faults in Domino-CMOS Logic Circuits. IEEE Transaction on Computer-aided Design 7(1) (January 1988)
Jha, N.K.: Strong Fault-Secure and Strong Self-checking Domino-CMOS Implementations of Totally Self-Checking Circuits. IEEE Transactions on Computer-aided Design 9(3) (March 1990)
Kanopoulos, N., Vasanthavada, N.: Testing of Differential Cascode Voltage Switch (DCVS) Circuits. IEEE Journal of Solid-State Circuits 25(3) (June 1990)
Yang, J.-l., Choy, C.-s., Chan, C.-f., Pun, K.-p.: Design for selfchecking and self-timed datapath. In: Proceedings of 21st VLSI Test Symposium (2003)
David, I., Ginosar, R., Yoeli, M.: Self-Timed is Self-Checking. Journal of Electronic Testing: Theory and Application 6, 219–228 (1995)
Rennels, D.A., Kim, H.: Concurrent Error Detection in Self-timed VLSI. In: FTCS-24, Austin, Texas, June 15-17 (1994)
Matsubara, G., Ide, N.: A Low Power Zero-Overhead Self-Timed Division and Square Root Unit Combining a Single-Rail Static with a Dual-Rail Dynamic Circuits. In: Proceedings of the Third International Symposium on Advanced Research in Asynchronous Circuits and System, pp. 198–209 (1997)
Singh, M., Nowick, S.M.: High-Throughput Asynchronous Pipelines for Fine-Grain Dynamic Datapath. In: Proceedings of the Sixth International Symposium on Advanced Research in Asynchronous Circuits and System, pp. 198–209 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yang, Jl., Choy, Cs., Chan, Cf., Pun, Kp. (2004). Pipelines in Dynamic Dual-Rail Circuits. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_72
Download citation
DOI: https://doi.org/10.1007/978-3-540-30205-6_72
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23095-3
Online ISBN: 978-3-540-30205-6
eBook Packages: Springer Book Archive