Abstract
The Itanium architecture (IPF) contains features such as register rotation to support efficient software pipelining. One of the drawbacks of software pipelining is its high register requirement, which may lead to failure when registers provided by architecture are insufficient. This paper evaluates the register requirements of software-pipelined loops in Itanium architecture and presents two new methods, which try to reduce static general register requirements in software pipelined loops by either reducing instructions in the loop body or allocating unused rotating registers for variants using static registers. We have implemented our methods in the Open Research Compiler (ORC) targeted for Itanium processors, and experiments show that number of software-pipelined loops in NAS Benchmarks increased. For some benchmarks, the performance is improved by more than 18%.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Dehnert, J.C., Hsu, P.Y., Bratt, J.P.: Overlapped Loop Support in the Cydra 5. In: Proceedings of ASPLOS 1989, pp. 26–38 (1989)
Allan, V.H., Jones, R.B., Lee, R.M., Allan, S.J.: Software Pipelining. ACM Computing Surveys 27, 367–432 (1995)
Huff, R.A.: Lifetime-sensitive modulo scheduling. In: Proceedings of PLDI 1993, pp. 58-267 (1993)
Llosa, J.: Reducing the Impact of Register Pressure on Software Pipelining. PhD thesis. Universitat Politècnica de Catalunya (1996)
Rau, B.R., Lee, M., Tirumalai, P., Schlansker, P.: Register allocation for software pipelined loops. In: Proceedings of PLDI 1992, pp. 283–299 (1992)
Llosa, J., Valero, M., Ayguadé, E.: Heuristics for register-constrained software pipelining. In: Proceedings of the MICRO-29, pp. 250–261 (1996)
Ju, R., Sun, C., Wu, C.Y.: Open Research Compiler for Itanium Processor Family(IPF). In: Proceedings of MICRO-34 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Li, W., Lin, H., Chen, Y., Tang, Z. (2004). Increasing Software-Pipelined Loops in the Itanium-Like Architecture. In: Cao, J., Yang, L.T., Guo, M., Lau, F. (eds) Parallel and Distributed Processing and Applications. ISPA 2004. Lecture Notes in Computer Science, vol 3358. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30566-8_108
Download citation
DOI: https://doi.org/10.1007/978-3-540-30566-8_108
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-24128-7
Online ISBN: 978-3-540-30566-8
eBook Packages: Computer ScienceComputer Science (R0)