Skip to main content

Optimal Processor Mapping Scheme for Efficient Communication of Data Realignment

  • Conference paper
Parallel and Distributed Processing and Applications (ISPA 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3358))

Abstract

In this paper, we present an OptimalProcessor Mapping (OPM) scheme to minimize data transmission cost for general BLOCK-CYCLIC data realignment. We examine a size oriented greedy matching method and the maximum bipartite matching theory to explore logical processor sequences. Based on these matching polices, the realigned sequences are used to perform data realignment in the destination phase. A significant improvement of our approach is that the OPM achieves high ratio of data remain in local space and leading minimum inter-processor communications. The OPM scheme could handle array realignment with arbitrary BLOCK-CYCLIC type and multidimensional arrays. Theoretical analysis and experimental results show that our technique provides considerable improvement for dynamic data realignment.

This work was supported in part by NSC of Taiwan under grant number NSC92-2213-E-216-025 and in part by Chung-Hua University, under contract CHU-93-TR-010.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Desprez, F., Dongarra, J., Petitet, A.: Scheduling Block-Cyclic Data redistribution. IEEE Trans. on PDS 9(2), 192–205 (1998)

    Google Scholar 

  2. Guo, M., Nakata, I., Yamashita, Y.: Contention-Free Communication Scheduling for Array Redistribution. Parallel Computing 26(8) (2000)

    Google Scholar 

  3. Gupta, S.K.S., Kaushik, S.D., Huang, C.-H., Sadayappan, P.: On Compiling Array Expressions for Efficient Execution on Distributed-Memory Machines. Journal of Parallel and Distributed Computing 32, 155–172 (1996)

    Article  Google Scholar 

  4. Hsu, C.-H., Yu, K.-M.: Processor Mapping Technique For Communication Free Data Redistribution on Symmetrical Matrices. In: Proc. of the 7th IEEE International Symposium on Parallel Architectures, Algorithms, and Networks (2004)

    Google Scholar 

  5. Kalns, E.T., Ni, L.M.: Processor Mapping Technique Toward Efficient Data Redistribution. IEEE Trans. on PDS 6(12) (December 1995)

    Google Scholar 

  6. Kaushik, S.D., Huang, C.H., Ramanujam, J., Sadayappan, P.: Multiphase data redistribution: Modeling and evaluation. In: Proceeding of IPPS 1995, pp. 441–445 (1995)

    Google Scholar 

  7. Park, N., Prasanna, V.K., Raghavendra, C.S.: Efficient Algorithms for Block-Cyclic Data redistribution Between Processor Sets. IEEE Transactions on Parallel and Distributed Systems 10(12), 1217–1240 (1999)

    Article  Google Scholar 

  8. Wakatani, A., Wolfe, M.: A New Approach to Array Redistribution: Strip Mining Redistribution. In: Proc. of Parallel Architectures and Languages Europe (1994)

    Google Scholar 

  9. Wakatani, A., Wolfe, M.: Optimization of Array Redistribution for Distributed Memory Multicomputers. Parallel Computing 21(9) (1995)

    Google Scholar 

  10. Yook, H.-G., Park, M.-S.: Scheduling GEN_BLOCK Array Redistribution. In: Proceedings of the IASTED International Conference Parallel and Distributed Computing and Systems (November 1999)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Hsu, CH., Yu, KM., Chen, CH., Yu, C.W., Lian, C.K. (2004). Optimal Processor Mapping Scheme for Efficient Communication of Data Realignment. In: Cao, J., Yang, L.T., Guo, M., Lau, F. (eds) Parallel and Distributed Processing and Applications. ISPA 2004. Lecture Notes in Computer Science, vol 3358. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30566-8_33

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30566-8_33

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-24128-7

  • Online ISBN: 978-3-540-30566-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics