Abstract
In this paper, we presents a new router architecture for supporting the Differentiated Services(DiffServ) in the input-registered router, which has multiple Virtual Output Registers(VORs) for buffering packets ahead of the non-blocking switching fabric. A queuing discipline function block needed on the DiffServ router is added in the input-registered router in order to support Per-Hop Behaviors(PHBs) of DiffServ. Also a new matching algorithm, First Scheduled First Matching (FSFM), is considered to match input packets and output ports in the proposed VOR architecture. The simulation results by using ARENA show that the proposed architecture offer packet loss rate and delay close to the results of output-queued router with N time speed-up switch fabric in various PHBs on DiffServ.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This research was supported by University IT Research Center Project.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Blake, S., Black, D., Carlson, M.: An Architecture for Differentiated Service. RFC 2475, Internet Engineering Task Force (1998)
Kumar, V.P., Lakshman, T.V.: Beyond Best Effort: Architectures for the Differentiated Services of Tomorrow’s Internet. IEEE Communications 36(5), 151–164 (1998)
Weiss, W.: QoS with Differentiated Services. Bell Labs Technical Journal 3(4), 48–62 (1998)
Stiliadis, D., Varma, A.: Providing Bandwidth Quarantees in an Input Buffered Crossbar Switch. In: Proc. IEEE INFOCOM 1995, Boston, vol. 3, pp. 960–968 (1995)
Prabhakar, B., McKeown, N.: On the Speedup Required for Combined Input and Output Queued Switching, Technical report, Computer Science Laboratory, Stanford University (1997)
Li, S., Ansari, N.: Scheduling Input-Queued ATM Switches with QoS Features. In: Proc. ICCCN 1998, pp. 107–112 (1998)
Stoica, I., Zhang, H.: Exact Emulation of an Output Queueing Switch by a Combined Input Output Queueing Switch. In: IWQoS 1998, USA, pp. 218–224 (1998)
Nong, G., Hamdi, M.: On the Provision of Quality-of-Service Guarantees for Input Queued Switches. IEEE Communications Magazine 38(12), 62–69 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Youm, S., Seok, SJ., Lee, SJ., Kang, CH. (2005). Input Register Architectures of High Speed Router for Supporting the PHB of Differentiated Services. In: Ajmone Marsan, M., Bianchi, G., Listanti, M., Meo, M. (eds) Quality of Service in Multiservice IP Networks. QoS-IP 2004. Lecture Notes in Computer Science, vol 3375. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30573-6_50
Download citation
DOI: https://doi.org/10.1007/978-3-540-30573-6_50
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-24557-5
Online ISBN: 978-3-540-30573-6
eBook Packages: Computer ScienceComputer Science (R0)