Abstract
The excessive amount of heat that billions of transistors will produce will be the most important challenge to the design of the future chips. In order to reduce the power consumption of microprocessors, many low power architectures have been developed. However, this has come at the expense of performance, and only few low power architectures for superscalar, such as clustered architectures, target high performance computing applications.
In this paper, we propose a new clustered SMT architecture which is appropriate for both multiple threads and single thread environments. We analyzed the proposed design is analyzed and compared it to conventional SMT architectures. We show that our approach significantly reduces power consumption without significantly degrading performance.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Austin, T.: The SimpleScalar Architectural Research Tool Set, Version 2.0. Technical Report 1342, University of Wisconsin-Madison (June 1997)
Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A Framework for Architectural- Level Power Analysis and Optimizations. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, June 2000, pp. 83–94 (2000)
Dobberpuhl, D.: The Design of A High Performance Low Power Microprocessor. In: Proceedings of the 1996 International Symposium on Low-Power Electronics and Design, August 1996, pp. 11–16 (1996)
Farkas, K., Chow, P., Jouppi, N., Vranesic, Z.: The Multicluster Architecture: Reducing Cycle Time Through Partitioning. In: Proceedings of the 30th Annual International Symposium on Microarchitecture, December 1997, pp. 149–159 (1997)
Gonzalez, R., Horowitz, M.: Energy Dissipation In General Purpose Microprocessors. IEEE Journal of Solid-State Circuits 21(9), 1277–1284 (1996)
Gowan, M., Biro, L., Jackson, D.: Power Considerations in the Design of the Alpha 21264 Microprocessor. In: Proceedings of the 35th Design Automation Conference, June 1998, pp. 726–731 (1998)
Gunther, S., Binns, F., Carmean, D., Hall, J.: Managing the Impact of Increasing Microprocessor Power Consumption. Intel Technology Journal (Feburary 2001)
Hakenes, R., Manoli, Y.: A Novel Low-Power Microprocessor Architecture. In: Proceedings of the 2000 International Conference on Computer Design, September 2000, pp. 141– 146 (2000)
Kessler, R.: The Alpha 21264 Microprocessor. IEEE Micro 19(2), 24–36 (1999)
Lee, S., Gaudiot, J.-L.: ALPSS: Architectural Level Power Simulator for Simultaneous Multithreading, Version 1.0. Technical Report CENG-02-04, University of Southern California (April 2002)
Mudge, T.: Power: A first class design constraint for future architectures. In: Proceedings of the 7th International Conference on High Performance Computing, December 2000, pp. 215–224 (2000)
Preston, R., et al.: Design of an 8-wide Superscalar RISC Microprocessor with Simultaneous Multithreading. In: Digest of Technical Papers, 2002 IEEE International Solid-State Circuits Conference, Feburary 2002, pp. 334–335 (February 2002)
Seng, J., Tullsen, D., Cai, G.: Power-Sensitive Multithreaded Architecture. In: Proceedings of the 2000 International Conference on Computer Design, September 2000, pp. 119– 206 (2000)
Tullsen, D., Eggers, S., Emer, J., Levy, H., Lo, J., Stamm, R.: Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In: Proceedings of the 23rd Annual International Symposium on Computer Architecture, May 1996, pp. 191–202 (1996)
Tullsen, D., Eggers, S., Levy, H.: Simultaneous Multithreading: Maximizing On-Chip Parallelism. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 1995, pp. 392–403 (1995)
Zyuban, V., Kogge, P.: Inherently Lower-Power High-Performance Superscalar Architectures. IEEE Transactions on Computers 50(3), 268–285 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lee, SW., Gaudiot, JL. (2003). Clustered Microarchitecture Simultaneous Multithreading. In: Kosch, H., Böszörményi, L., Hellwagner, H. (eds) Euro-Par 2003 Parallel Processing. Euro-Par 2003. Lecture Notes in Computer Science, vol 2790. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45209-6_82
Download citation
DOI: https://doi.org/10.1007/978-3-540-45209-6_82
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40788-1
Online ISBN: 978-3-540-45209-6
eBook Packages: Springer Book Archive