

Commenced Publication in 1973

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

University of Dortmund, Germany

Madhu Sudan

Massachusetts Institute of Technology, MA, USA

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Moshe Y. Vardi

Rice University, Houston, TX, USA

Gerhard Weikum

Max-Planck Institute of Computer Science, Saarbruecken, Germany

Koen De Bosschere David Kaeli
Per Stenström David Whalley
Theo Ungerer (Eds.)

High Performance Embedded Architectures and Compilers

Second International Conference, HiPEAC 2007
Ghent, Belgium, January 28-30, 2007
Proceedings

Volume Editors

Koen De Bosschere
Ghent University, Department ELIS
Sint-Pietersnieuwstraat 41, 9000 Ghent, Belgium
E-mail: koen.DeBosschere@elis.ugent.be

David Kaeli
Dana Research Center
Northeastern University
Boston, MA 02115, USA
E-mail: kaeli@ece.neu.edu

Per Stenström
Chalmers University of Technology
Department of Computer Science and Engineering
412 96 Gothenburg, Sweden
E-mail: pers@ce.chalmers.se

David Whalley
Florida State University
Computer Science Department
Tallahassee, FL 32306-4530, USA
E-mail: whalley@cs.fsu.edu

Theo Ungerer
Universität Augsburg
Institut für Informatik
Lehrstuhl für Systemnahe Informatik und Kommunikationssysteme
86135 Augsburg, Germany
E-mail: ungerer@informatik.uni-augsburg.de

Library of Congress Control Number: 2006939061

CR Subject Classification (1998): B.2, C.1, D.3.4, B.5, C.2, D.4
LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

ISSN 0302-9743
ISBN-10 3-540-69337-8 Springer Berlin Heidelberg New York
ISBN-13 978-3-540-69337-6 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

Springer is a part of Springer Science+Business Media
springer.com

© Springer-Verlag Berlin Heidelberg 2007
Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India
Printed on acid-free paper SPIN: 11966753 06/3142 5 4 3 2 1 0

Preface

It is a pleasure for us to introduce the proceedings of the second edition of the International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC 2007). This conference fills a gap in that it focuses on how to meet the challenging performance requirements of future embedded systems through a concerted effort at both sides of the hardware/software interface. As a result, this year's edition covered topic areas spanning from low-power, secure, and adaptive architectures via evaluation tools/methods to compiler optimization techniques. The program also featured a keynote presentation by Tom Conte of North Carolina State University.

This year we received 65 submissions of which 9 papers were committee papers. Papers were submitted from 15 different nations (about 40 % from Europe, 30% from Asia, and 30% from North America), which is a token of the global visibility of the conference.

We had the luxury of having a strong Program Committee consisting of 34 experts in all areas within the scope of the conference and we kept all reviewing within the Program Committee. Thus, each paper was typically reviewed by four Program Committee members. We collected 258 reviews and we were happy to note that each paper was rigorously reviewed before any decisions were made, despite the fact that we shortened the review phase and that reviewing took place during most reviewers' precious vacation time.

The Program Committee meeting was held in the center of Rome, the ancient capital of Italy. Despite a long trip for many members of the Program Committee, 21 members attended the meeting. For virtually all papers, more than one reviewer was present. The papers were discussed in the order of average score including Program Committee papers too. When a paper was discussed where a participating Program Committee member was either a co-author or had conflicts with that paper, that person left the room. At the end, we accepted 19 papers of which two are Program Committee papers, yielding an acceptance rate of 29%.

The strong program of this edition was due to the hard work of many people. First of all, we would like to thank all contributing authors for the fine work they submitted to this conference. The timely delivery of reviews and the thoughtful analysis of these papers at the Program Committee meeting confirmed that we really recruited a top-class Program Committee for this year's conference. Thanks to all of you for your hard work!

Michiel Ronsse, the conference software mastermind, made the review process run very smoothly. In addition, he added important functionality to the software to make the Program Committee meeting as efficient as possible.

We would also like to thank Nacho Navarro (Publicity Chair), Thomas Van Parys (Web Chair), and Wouter De Raeye (Financial Chair) for their efforts in promoting the conference and for taking care of the administration.

Many thanks also go to Theo Ungerer (Publication Chair), his scientific assistants Faruk Bagci and Jörg Mische for volume preparation, and Springer for publishing the proceedings in the *Lecture Notes in Computer Science* series.

We would also like to thank Lieven Eeckhout for organizing an extra day of high-quality workshops and tutorials. We are convinced that these extra activities made the conference even more attractive, hence strongly contributing to the success of HiPEAC 2007.

Finally, we would also like to mention the support from the Sixth Framework Programme of the European Union, represented by project officer Mercè Griera i Fisa, for sponsoring the event and for the travel grants.

We hope that you learn and get much inspiration from the high-quality contributions in this volume.

October 2006

Koen De Bosschere and David Kaeli
General Chairs
Per Stenstrom and David Whalley
Program Chairs

Organization

Executive Committee

General Chairs	Koen De Bosschere (Ghent University, Belgium)
Program Committee Chairs	David Kaeli (Northeastern University, USA) Per Stenstrom (Chalmers University, Sweden) David Whalley (Florida State University, USA)
Publicity Chair	Nacho Navarro (UPC, Spain)
Publication Chair	Theo Ungerer (University of Augsburg, Germany)
Financial Chair	Wouter De Raeve (Ghent University, Belgium)
Workshop Chair	Lieven Eeckhout (Ghent University, Belgium)
Web Chair	Thomas Van Parys (Ghent University, Belgium)

Program Committee

David August	Princeton University, USA
Rajeev Barua	University of Maryland, USA
Mats Brorsson	KTH, Sweden
Bruce Childers	University of Pittsburgh, USA
Fredrik Dahlgren	Ericsson, Sweden
Jack Davidson	University of Virginia, USA
Bjorn De Sutter	IMEC, Belgium
Marc Duranton	Philips, Netherlands
Nikil Dutt	U.C. Irvine, USA
Kristian Flautner	ARM Ltd., Cambridge, UK
Roberto Giorgi	University of Siena, Italy
Rajiv Gupta	University of Arizona, USA
Mark Hill	University of Wisconsin, USA
Mahmut Kandemir	Pennsylvania State University, USA
Manolis Katevenis	ICS, FORTH, Greece
Stefanos Kaxiras	University of Patras, Greece
Chandra Krintz	U.C. Santa Barbara, USA
Scott Mahlke	University of Michigan, USA
Avi Mendelson	Intel, Israel
Frank Mueller	North Carolina State University, USA
Michael O'Boyle	University of Edinburgh, UK
Yunheung Paek	Seoul National University, Korea

VIII Organization

Santosh Pande	Georgia Institute of Technology, USA
Yale Patt	The University of Texas at Austin, USA
Alasteir Reid	ARM, UK
John Regehr	University of Utah, USA
Pascal Sainrat	IRIT, France
Bernhard Scholtz	University of Sydney, Australia
Per Stenstrom	Chalmers University, Sweden
Olivier Temam	INRIA, France
Theo Ungerer	University of Augsburg, Germany
Mateo Valero	UPC, Spain
Stamatis Vassiliadis	TU Delft, Netherlands
David Whalley	Florida State University, USA
Sally McKee	Cornell University, USA

Steering Committee

Mateo Valero	UPC, Spain
Anant Agarwal	MIT, USA
Koen De Bosschere	Ghent University, Belgium
Mike O'Boyle	University of Edinburgh, UK
Brad Calder	University of California, USA
Rajiv Gupta	University of Arizona, USA
Wen-mei W. Hwu	UIUC, USA
Josep Llosa	UPC, Spain
Margaret Martonosi	Princeton University, USA
Per Stenstrom	Chalmers University, Sweden
Olivier Teman	INRIA Futurs, France

Table of Contents

Invited Program

Abstract of Keynote: Insight, Not (Random) Numbers: An Embedded Perspective.....	3
<i>Thomas M. Conte</i>	

I Secure and Low-Power Embedded Memory Systems

Compiler-Assisted Memory Encryption for Embedded Processors.....	7
<i>Vijay Nagarajan, Rajiv Gupta, and Arvind Krishnaswamy</i>	
Leveraging High Performance Data Cache Techniques to Save Power in Embedded Systems	23
<i>Major Bhadauria, Sally A. McKee, Karan Singh, and Gary S. Tyson</i>	
Applying Decay to Reduce Dynamic Power in Set-Associative Caches....	38
<i>Georgios Keramidas, Polychronis Xekalakis, and Stefanos Kaxiras</i>	

II Architecture/Compiler Optimizations for Efficient Embedded Processing

Virtual Registers: Reducing Register Pressure Without Enlarging the Register File	57
<i>Jun Yan and Wei Zhang</i>	
Bounds Checking with Taint-Based Analysis.....	71
<i>Wei-haw Chuang, Satish Narayanasamy, Brad Calder, and Ranjit Jhala</i>	
Reducing Exit Stub Memory Consumption in Code Caches.....	87
<i>Apala Guha, Kim Hazelwood, and Mary Lou Soffa</i>	

III Adaptive Microarchitectures

Reducing Branch Misprediction Penalties Via Adaptive Pipeline Scaling	105
<i>Chang-Ching Yeh, Kuei-Chung Chang, Tien-Fu Chen, and Chingwei Yeh</i>	
Fetch Gating Control Through Speculative Instruction Window Weighting.....	120
<i>Hans Vandierendonck and André Seznec</i>	

Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches	136
<i>Sonia López, Steve Dropsho, David H. Albonesi, Oscar Garnica, and Juan Lanchares</i>	

IV Architecture Evaluation Techniques

Branch History Matching: Branch Predictor Warmup for Sampled Simulation	153
<i>Simon Kluydens and Lieven Eeckhout</i>	
<i>Sunflower</i> : Full-System, Embedded Microarchitecture Evaluation	168
<i>Phillip Stanley-Marbell and Diana Marculescu</i>	
Efficient Program Power Behavior Characterization	183
<i>Chunling Hu, Daniel A. Jiménez, and Ulrich Kremer</i>	

V Generation of Efficient Embedded Applications

Performance/Energy Optimization of DSP Transforms on the XScale Processor	201
<i>Paolo D'Alberto, Markus Püschel, and Franz Franchetti</i>	
Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms	215
<i>Klaas L. Hofstra and Sabih H. Gerez</i>	
A Throughput-Driven Task Creation and Mapping for Network Processors	227
<i>Lixia Liu, Xiao-Feng Li, Michael Chen, and Roy D.C. Ju</i>	

VI Optimizations and Architectural Tradeoffs for Embedded Systems

MiDataSets: Creating the Conditions for a More Realistic Evaluation of Iterative Optimization	245
<i>Grigori Fursin, John Cavazos, Michael O'Boyle, and Olivier Temam</i>	
Evaluation of Offset Assignment Heuristics	261
<i>Johnny Huynh, José Nelson Amaral, Paul Berube, and Sid-Ahmed-Ali Touati</i>	
Customizing the Datapath and ISA of Soft VLIW Processors	276
<i>Mazen A.R. Saghir, Mohamad El-Majzoub, and Patrick Akl</i>	

Instruction Set Extension Generation with Considering Physical
Constraints 291
*I-Wei Wu, Shih-Chia Huang, Chung-Ping Chung, and
Jyh-Jiun Shann*

Author Index 307