## Lecture Notes in Computer Science

Commenced Publication in 1973 Founding and Former Series Editors: Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

#### Editorial Board

David Hutchison Lancaster University, UK Takeo Kanade Carnegie Mellon University, Pittsburgh, PA, USA Josef Kittler University of Surrey, Guildford, UK Jon M. Kleinberg Cornell University, Ithaca, NY, USA Friedemann Mattern ETH Zurich, Switzerland John C. Mitchell Stanford University, CA, USA Moni Naor Weizmann Institute of Science, Rehovot, Israel Oscar Nierstrasz University of Bern, Switzerland C. Pandu Rangan Indian Institute of Technology, Madras, India Bernhard Steffen University of Dortmund, Germany Madhu Sudan Massachusetts Institute of Technology, MA, USA Demetri Terzopoulos University of California, Los Angeles, CA, USA Doug Tygar University of California, Berkeley, CA, USA Moshe Y. Vardi Rice University, Houston, TX, USA Gerhard Weikum Max-Planck Institute of Computer Science, Saarbruecken, Germany Koen De Bosschere David Kaeli Per Stenström David Whalley Theo Ungerer (Eds.)

# High Performance Embedded Architectures and Compilers

Second International Conference, HiPEAC 2007 Ghent, Belgium, January 28-30, 2007 Proceedings



Volume Editors

Koen De Bosschere Ghent University, Department ELIS Sint-Pietersnieuwstraat 41, 9000 Ghent, Belgium E-mail: koen.DeBosschere@elis.ugent.be

David Kaeli Dana Research Center Northeastern University Boston, MA 02115, USA E-mail: kaeli@ece.neu.edu

Per Stenström Chalmers University of Technology Department of Computer Science and Engineering 412 96 Gothenburg, Sweden E-mail: pers@ce.chalmers.se

David Whalley Florida State University Computer Science Department Tallahassee, FL 32306-4530, USA E-mail: whalley@cs.fsu.edu

Theo Ungerer Universität Augsburg Institut für Informatik Lehrstuhl für Systemnahe Informatik und Kommunikationssysteme 86135 Augsburg, Germany E-mail: ungerer@informatik.uni-augsburg.de

Library of Congress Control Number: 2006939061

CR Subject Classification (1998): B.2, C.1, D.3.4, B.5, C.2, D.4 LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

ISSN	0302-9743
ISBN-10	3-540-69337-8 Springer Berlin Heidelberg New York
ISBN-13	978-3-540-69337-6 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

Springer is a part of Springer Science+Business Media

springer.com

© Springer-Verlag Berlin Heidelberg 2007 Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India Printed on acid-free paper SPIN: 11966753 06/3142 5 4 3 2 1 0

## Preface

It is a pleasure for us to introduce the proceedings of the second edition of the International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC 2007). This conference fills a gap in that it focuses on how to meet the challenging performance requirements of future embedded systems through a concerted effort at both sides of the hardware/software interface. As a result, this year's edition covered topic areas spanning from low-power, secure, and adaptive architectures via evaluation tools/methods to compiler optimization techniques. The program also featured a keynote presentation by Tom Conte of North Carolina State University.

This year we received 65 submissions of which 9 papers were committee papers. Papers were submitted from 15 different nations (about 40 % from Europe, 30% from Asia, and 30% from North America), which is a token of the global visibility of the conference.

We had the luxury of having a strong Program Committee consisting of 34 experts in all areas within the scope of the conference and we kept all reviewing within the Program Committee. Thus, each paper was typically reviewed by four Program Committee members. We collected 258 reviews and we were happy to note that each paper was rigorously reviewed before any decisions were made, despite the fact that we shortened the review phase and that reviewing took place during most reviewers' precious vacation time.

The Program Committee meeting was held in the center of Rome, the ancient capital of Italy. Despite a long trip for many members of the Program Committee, 21 members attended the meeting. For virtually all papers, more than one reviewer was present. The papers were discussed in the order of average score including Program Committee papers too. When a paper was discussed where a participating Program Committee member was either a co-author or had conflicts with that paper, that person left the room. At the end, we accepted 19 papers of which two are Program Committee papers, yielding an acceptance rate of 29%.

The strong program of this edition was due to the hard work of many people. First of all, we would like to thank all contributing authors for the fine work they submitted to this conference. The timely delivery of reviews and the thoughtful analysis of these papers at the Program Committee meeting confirmed that we really recruited a top-class Program Committee for this year's conference. Thanks to all of you for your hard work!

Michiel Ronsse, the conference software mastermind, made the review process run very smoothly. In addition, he added important functionality to the software to make the Program Committee meeting as efficient as possible.

We would also like to thank Nacho Navarro (Publicity Chair), Thomas Van Parys (Web Chair), and Wouter De Raeve (Financial Chair) for their efforts in promoting the conference and for taking care of the administration. Many thanks also go to Theo Ungerer (Publication Chair), his scientific assistants Faruk Bagci and Jörg Mische for volume preparation, and Springer for publishing the proceedings in the *Lecture Notes in Computer Science* series.

We would also like to thank Lieven Eeckhout for organizing an extra day of high-quality workshops and tutorials. We are convinced that these extra activities made the conference even more attractive, hence strongly contributing to the success of HiPEAC 2007.

Finally, we would also like to mention the support from the Sixth Framework Programme of the European Union, represented by project officer Mercè Griera i Fisa, for sponsoring the event and for the travel grants.

We hope that you learn and get much inspiration from the high-quality contributions in this volume.

October 2006

Koen De Bosschere and David Kaeli General Chairs Per Stenstrom and David Whalley Program Chairs

## Organization

#### **Executive Committee**

General Chairs	Koen De Bosschere (Ghent University, Belgium)
	David Kaeli (Northeastern University, USA)
Program Committee Chairs	Per Stenstrom (Chalmers University, Sweden)
	David Whalley (Florida State University, USA)
Publicity Chair	Nacho Navarro (UPC, Spain)
Publication Chair	Theo Ungerer (University of Augsburg,
	Germany)
Financial Chair	Wouter De Raeve (Ghent University, Belgium)
Workshop Chair	Lieven Eeckhout (Ghent University, Belgium)
Web Chair	Thomas Van Parys (Ghent University,
	Belgium)

#### **Program Committee**

David August Rajeev Barua Mats Brorsson Bruce Childers Fredrik Dahlgren Jack Davidson Bjorn De Sutter Marc Duranton Nikil Dutt Kristian Flautner Roberto Giorgi Rajiv Gupta Mark Hill Mahmut Kandemir Manolis Katevenis Stefanos Kaxiras Chandra Krintz Scott Mahlke Avi Mendelson Frank Mueller Michael O'Boyle Yunheung Paek

Princeton University, USA University of Maryland, USA KTH, Sweden University of Pittsburgh, USA Ericsson, Sweden University of Virginia, USA IMEC, Belgium Philips, Netherlands U.C. Irvine, USA ARM Ltd., Cambridge, UK University of Siena, Italy University of Arizona, USA University of Wisconsin, USA Pennsylvania State University, USA ICS, FORTH, Greece University of Patras, Greece U.C. Santa Barbara, USA University of Michigan, USA Intel, Israel North Carolina State University, USA University of Edinburgh, UK Seoul National University, Korea

Santosh Pande Yale Patt Alasteir Reid John Regehr Pascal Sainrat Bernhard Scholtz Per Stenstrom Olivier Temam Theo Ungerer Mateo Valero Stamatis Vassiliadis David Whalley Sally McKee

Georgia Institute of Technology, USA The University of Texas at Austin, USA ARM, UK University of Utah, USA IRIT, France University of Sydney, Australia Chalmers University, Sweden INRIA, France University of Augsburg, Germany UPC, Spain TU Delft, Netherlands Florida State University, USA Cornell University, USA

#### **Steering Committee**

Mateo Valero Anant Agarwal Koen De Bosschere Mike O'Boyle Brad Calder Rajiv Gupta Wen-mei W. Hwu Josep Llosa Margaret Martonosi Per Stenstrom Olivier Teman UPC, Spain MIT, USA Ghent University, Belgium University of Edinburgh, UK University of California, USA University of Arizona, USA UIUC, USA UPC, Spain Princenton University, USA Chalmers University, Sweden INRIA Futurs, France

# Table of Contents

# Invited Program

Abstract of Keynote: Insight, Not (Random) Numbers: An Embedded Perspective	3
Thomas M. Conte	
I Secure and Low-Power Embedded Memory Systems	
Compiler-Assisted Memory Encryption for Embedded Processors Vijay Nagarajan, Rajiv Gupta, and Arvind Krishnaswamy	7
Leveraging High Performance Data Cache Techniques to Save Power in Embedded Systems	23
Applying Decay to Reduce Dynamic Power in Set-Associative Caches Georgios Keramidas, Polychronis Xekalakis, and Stefanos Kaxiras	38
II Architecture/Compiler Optimizations for Efficient Embedded Processing	
Virtual Registers: Reducing Register Pressure Without Enlarging the Register File	57
Bounds Checking with Taint-Based Analysis Weihaw Chuang, Satish Narayanasamy, Brad Calder, and Ranjit Jhala	71
Reducing Exit Stub Memory Consumption in Code Caches Apala Guha, Kim Hazelwood, and Mary Lou Soffa	87
III Adaptive Microarchitectures	
Reducing Branch Misprediction Penalties Via Adaptive Pipeline Scaling	105
Chang-Ching Yeh, Kuei-Chung Chang, Tien-Fu Chen, and Chingwei Yeh	100
Fetch Gating Control Through Speculative Instruction Window Weighting Hans Vandierendonck and André Seznec	120

Dynamic	Capacit	y-Spee	ed Tradeof	fs in SN	ſΤ	Processor	Caches	136
Sonia	$L \acute{o} pez,$	Steve	Dropsho,	David	H.	Albonesi,		
Oscar	Garnice	a, and	Juan Lan	chares				

## IV Architecture Evaluation Techniques

Branch History Matching: Branch Predictor Warmup for Sampled Simulation		
Simon Kluyskens and Lieven Eeckhout		
Sunflower: Full-System, Embedded Microarchitecture Evaluation Phillip Stanley-Marbell and Diana Marculescu	168	
Efficient Program Power Behavior Characterization Chunling Hu, Daniel A. Jiménez, and Ulrich Kremer	183	
V Generation of Efficient Embedded Applications		
Performance/Energy Optimization of DSP Transforms on the XScale Processor	201	
Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms	215	
A Throughput-Driven Task Creation and Mapping for Network Processors Lixia Liu, Xiao-Feng Li, Michael Chen, and Roy D.C. Ju	227	
VI Optimizations and Architectural Tradeoffs for Embedded Systems		
MiDataSets: Creating the Conditions for a More Realistic Evaluation of Iterative Optimization Grigori Fursin, John Cavazos, Michael O'Boyle, and Olivier Temam	245	
Evaluation of Offset Assignment Heuristics Johnny Huynh, José Nelson Amaral, Paul Berube, and Sid-Ahmed-Ali Touati	261	
Customizing the Datapath and ISA of Soft VLIW Processors Mazen A.R. Saghir, Mohamad El-Majzoub, and Patrick Akl	276	

Instruction Set Extension Generation with Considering Physical	
Constraints	291
I-Wei Wu, Shih-Chia Huang, Chung-Ping Chung, and	
Jyh-Jiun Shann	
Author Index	307