Abstract
Multimedia is a key element in human-computer interaction systems. Multimedia applications, however, are among the most dominant computing workloads driving innovations in high performance and low power imaging systems. Parallel implementations of multimedia applications mostly focus on the use of parallel computers. Modern general-purpose processors, however, have employed multimedia extensions (e.g., MMX, VIS, MAX, AltiVec) or subword parallel instructions to their instruction set architectures to improve the performance of multimedia. This paper quantitatively evaluates the impact of multimedia extensions on multiprocessor systems to exploit subword level parallelism (SLP) in addition to data level parallelism (DLP). Experimental results for a set of multimedia applications on a representative multiprocessor array shows that MMX (a representative Intel’s multimedia extension) achieve an average speedup ranging from 3x to 5x over the same baseline multiprocessor array. MMX also outperforms baseline in both area efficiency (a 13% increase) and energy consumption (a 73% decrease), resulting in better component utilization and sustainable battery life. These results demonstrate that MMX is a suitable candidate for mobile multimedia computing systems.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Jennings, M.D., Conte, T.M.: Subword Extensions for Video Processing on Mobile Systems. Concurrency, IEEE 6(3), 13–16 (1998)
Peleg, A., Weiser, M.: MMX Technology Extension to the Intel Architecture. IEEE Micro 16(4), 42–50 (1996)
Raman, S.K., Pentkovski, V., Keshava, J.: Implementing Streaming SIMD Extensions on the Pentium III Processor. IEEE Micro 20(4), 28–39 (2000)
Lee, R.B.: Subword Parallelism with MAX-2. IEEE Micro 16(4), 51–59 (1996)
Tremblay, M., O’Connor, J.M., Narayanan, V., He, L.: VIS Speeds New Media Processing. IEEE Micro 16(4), 10–20 (1996)
Nguyen, H., John, L.: Exploiting SIMD Parallelism in DSP and Multimedia Algorithms using the AltiVec Technology. In: Proceedings of International Conference on Supercomputer, pp. 11–20 (1999)
Ranganathan, P., Adve, S., Jouppi, N.P.: Performance of Image and Video Processing with General-Purpose Processors and Media ISA Extensions. In: Proceedings of the 26th International Symposium on Computer Architecture, pp. 124–135 (1999)
Bhargava, R., John, L., Evans, B., Radhakrishnan, R.: Evaluating MMX Technology using DSP and Multimedia applications. In: Proceedings of the IEEE/ACM Symposium on Microarchitecture, pp. 37–46 (1998)
Kim, J., Wills, D.S., Wills, L.M.: Implementing and Evaluating Color-Aware Instruction Set for Low-Memory, Embedded Video Processing in Data Parallel Architectures. In: Yang, L.T., Amamiya, M., Liu, Z., Guo, M., Rammig, F.J. (eds.) EUC 2005. LNCS, vol. 3824, pp. 4–16. Springer, Heidelberg (2005)
Chai, S.M.: Real Time Image Processing on Parallel Arrays for Gigascale Integration. PhD dissertation, Georgia Inst. of Technology (1999)
Eble, J.C., De, V.K., Wills, D.S., Meindl, J.D.: A Generic System Simulator (GENESYS) for ASIC Technology and Architecture beyond 2001. In: Proceedings of the Ninth Annual IEEE International ASIC Conference, pp. 193–196 (1996)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kim, JM. (2008). The Impact of Multimedia Extensions for Multimedia Applications on Mobile Computing Systems. In: Lee, S., Choo, H., Ha, S., Shin, I.C. (eds) Computer-Human Interaction. APCHI 2008. Lecture Notes in Computer Science, vol 5068. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-70585-7_30
Download citation
DOI: https://doi.org/10.1007/978-3-540-70585-7_30
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-70584-0
Online ISBN: 978-3-540-70585-7
eBook Packages: Computer ScienceComputer Science (R0)