Skip to main content

Combining Flash Memory and FPGAs to Efficiently Implement a Massively Parallel Algorithm for Content-Based Image Retrieval

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4419))

Abstract

With ever larger and more affordable storage capabilities, individuals and companies can now collect huge amounts of multimedia data, especially images. Searching such databases is still an open problem, known as content-based image retrieval (CBIR). In this paper, we present a hardware architecture based on FPGAs which aims at speeding-up visual CBIR.Our architecture is based on the unique combination of reconfigurable resources combined to Flash memory, and allows for a speed-up of 45 as compared to existing software solutions.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Amsaleg, L., Gros, P.: Content-Based Retrieval using Local Descriptors: Problems and Issues from a Database Perspective. Pattern Analysis and Applications (2001)

    Google Scholar 

  2. Batcher, K.E.: Sorting Networks and their Applications. In: Proceedings of the AFIPS Spring Joint Computer Conference 32 (1968)

    Google Scholar 

  3. Faloutsos, C.: Searching Multimedia Databases by Content. Kluwer Academic Publishers, Dordrecht (1996)

    MATH  Google Scholar 

  4. Govindu, G., et al.: Analysis of High-performance Floating-Point Arithmetic on FPGAs. In: Reconfigurable Architecture Workshop (2004)

    Google Scholar 

  5. Guyetant, S., et al.: Cluster of Reconfigurable Nodes for Scanning Large Genomic Banks. Parallel Computing (2005)

    Google Scholar 

  6. Ligon III., W.B., et al.: A Re-evaluation of the Practicality of Floating-Point Operations on FPGAs. In: FCCM ’98: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, IEEE Computer Society Press, Los Alamitos (1998)

    Google Scholar 

  7. Kostoulas, L., Andreadis, I.: Parallel Local Histogram Comparison Hardware Architecture for Content-Based Image Retrieval. Journal of Intelligent and Robotic Systems (2004)

    Google Scholar 

  8. Lavenier, D., Liu, X., Georges, G.: Seed-Base Genomic Sequence Comparison Using a FPGA/FLASH Accelerator. To appear in Proceedings of EEE International Conference on Field Programmable Technology (2006)

    Google Scholar 

  9. Lejsek, H.: A case-study of scoring schemes for the pvs-index. In: CVDB ’05: Proceedings of the 2nd international workshop on Computer vision meets databases, Baltimore, MD, pp. 51–58. ACM Press, New York (2005), doi:10.1145/1160939.1160953

    Chapter  Google Scholar 

  10. Mikolajczyk, K., Schmid, C.: A Performance Evaluation of Local Descriptors. IEEE Trans. Pattern Anal. Mach. Intell. 27(10), 1615–1630 (2005)

    Article  Google Scholar 

  11. Nakano, K., Takamichi, E.: An Image Retrieval System Using FPGAs. In: Proceedings of ASPDAC (2003)

    Google Scholar 

  12. Noumsi, A., Derrien, S., Quinton, P.: Acceleration of a Content-Based Image-Retrieval Application on the RDISK Cluster. In: International Parallel and Distributed Processing Symposium (IPDPS 2006) (2006)

    Google Scholar 

  13. Patterson, D., et al.: A Case for Intelligent RAM. IEEE Micro 17(2), 34–44 (1997), doi:10.1109/40.592312

    Article  Google Scholar 

  14. Robles, O.D., et al.: Performance Analysis of a CBIR System on Shared-Memory Systems and Heterogeneous Clusters. In: IEEE International Workshop on Computer Architectures for Machine Perception (CAMP’05), IEEE Computer Society Press, Los Alamitos (2005)

    Google Scholar 

  15. Skarpathiotis, C., Dimond, K.R.: A Hardware Implementation of a Content-Based Image Retrieval Algorithm. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, Springer, Heidelberg (2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Pedro C. Diniz Eduardo Marques Koen Bertels Marcio Merino Fernandes João M. P. Cardoso

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer Berlin Heidelberg

About this paper

Cite this paper

Chikhi, R., Derrien, S., Noumsi, A., Quinton, P. (2007). Combining Flash Memory and FPGAs to Efficiently Implement a Massively Parallel Algorithm for Content-Based Image Retrieval. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2007. Lecture Notes in Computer Science, vol 4419. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-71431-6_23

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-71431-6_23

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-71430-9

  • Online ISBN: 978-3-540-71431-6

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics