Abstract
The implementation of complex embedded applications requires a mix of processor cores and HW accelerators on a single chip. When designing such complex and heterogeneous System on Chip (SoCs), the HW/SW partitioning needs to be made prior to refining the system description. Traditional system partitioning is generally done at the early stage of system architecture, by defining the tasks to be implemented on the embedded processor(s), and the tasks to be implemented on the hardware. We describe here a new approach of On-line Partitioning Algorithm (OPA) which consists of adapting dynamically the architecture to the processing requirements. A scheduling heuristic is associated to this partitioning approach. We consider soft real time data flow graph oriented applications for which the execution time is dependent on the content of input data. The target architecture is composed of a generic processor connected to a dynamically reconfigurable hardware accelerator. The dynamic reconfiguration allows the self adaptation of the architecture which avoids redesigning a new architecture according to variation of characteristics of applications algorithms. We compare our method with an Off-line static HW/SW partitioning approach. We present results of the OPA on an image processing application. Our experiments included simulation results with SystemC for on-line scheduling and partitioning approaches. An ILP solver is used to compare the experiment results with an off-line static HW/SW partitioning approach.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Bala, V., Duesterwald, E., Banerjia, S.: Dynamo: a transparent dynamic optimization system. In: Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implemenation, ACM Press, New York (2000)
Balboni, A., Fornaciari, W., Sciuto, D.: Partitioning and Exploration in the TOSCA Co-Design Flow. In: International Workshop on Hardware/Software Codesign, pp. 62–69 (1996)
Eles, P., Peng, Z., Kuchchinski, K., Doboli, A.: System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search. Kluwer’s Design Automation for Embedded Systems 2(1), 5–32 (1997)
Ernst, R., Henkel, J., Benner, T.: Hardware/Software Cosynthesis for Microcontrollers. IEEE Design and Test of Computers, pp. 64-75 (October/December 1993)
Dean, J., Hicks, J., Waldspurger, C.A., Weihl, W.E., Chrysos, G.: ProfileMe: Hardware support for instruction level profiling on out-of-order processors. In: MICRO (1997)
Henkel, J., Li, Y.: Energy-conscious HW/SW-partitioning of embedded systems: A Case Study on an MPEG-2 Encoder. In: Intl. Workshop on Hardware/Software Codesign (1998)
Excalibur, Altera Corp., http://www.altera.com
Triscend Corporation (2003), http://www.triscend.com
Virtex II Pro, Xilinx Corp., http://www.xilinx.com
Auguin, M., Ben Chehida, K., Diguet, J.P., Fornari, X., Fouilliart, A.M., Gamrat, C., Gogniat, G., Kajfasz, P., Le Moullec, Y.: Partitioning and CoDesign tools and methodology for Reconfigurable Computing: the EPICURE philosophy. In: Proceeding of the third International Workshop on Systems, Architectures, Modeling Simulation (SAMOS’03), Samos, Greece, July 2003 (2003)
Lydecky, R., Vahid, F.: A configurable Logic Architecture for Dynamic Hardware/Software Partitioning. In: Proc. of the DATE 2004 Conference, Paris, February 2004 (2004)
Mignolet, J-Y., Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Infrastructure for Design and management of Relocatable Tasks in a Heterogeneous Reconfigurable System-on-chip. In: Proc. of the DATE 2003 Conference, Messe Munich, Germany, March 3-7, pp. 3–7 (2003)
Stitt, G., Lysecky, R., Vahid, F.: Dyanmic hardware/software partitioning: a first approach. In: Proceedings of the 40th ACM/IEEE Conference on Design Automation (DAC), IEEE Computer Society Press, Los Alamitos (2003)
Stitt, G., Vahid, F.: The Energy Advantages of Microprocessor Platforms with On-Chip Configurable Logic. IEEE Design and Test of Computers (Nov/Dec 2002)
Pettis, K., Hansen, R.C.: Profile guided code positioning. In: ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), June 1990, ACM Press, New York (1990)
Henkel, J.: A low power hardware/software partitioning approach for core-based embedded systems. In: Design Automation Conference (DAC) (1999)
Calder, B., Feller, P., Eustace, A.: Value profiling. In: MICRO, pp. 259–267 (1997)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ghaffari, F., Auguin, M., Abid, M., Ben Jemaa, M. (2007). Dynamic and On-Line Design Space Exploration for Reconfigurable Architectures. In: Stenström, P. (eds) Transactions on High-Performance Embedded Architectures and Compilers I. Lecture Notes in Computer Science, vol 4050. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-71528-3_12
Download citation
DOI: https://doi.org/10.1007/978-3-540-71528-3_12
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-71527-6
Online ISBN: 978-3-540-71528-3
eBook Packages: Computer ScienceComputer Science (R0)