Abstract
This paper presents a hardware/software cosimulator for multiprocessor embedded systems. Our cosimulator consists of multiple software simulators each of which simulates a set of application tasks together with an RTOS running on a processor, multiple hardware simulators and a cosimulation backplane. All of the simulators are executed concurrently with communication. Our cosimulator supports two types of communication; one is based on Remote Procedure Call (RPC), and the other is based on a shared memory on a host computer. Using the cosimulator, we successfully performed cosimulation of an MPEG encoder/decoder system with two processors and some peripheral circuits.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Honda, S., Wakabayashi, T., Tomiyama, H., Takada, H.: RTOS-Centric Cosimulator for Embedded System Design. IEICE Trans. Fundamentals E87-A(12), 3030–3035 (2004)
Chikada, S., Tomiyama, H., Honda, S., Takada, H.: Cosimulation of ITRON-Based Embedded Software with SystemC. In: Proc. of International High Level Design Validation and Test Workshop (HLDVT), Nov. 2005, pp. 71–76 (2005)
ITRON Project, http://ertl.jp/ITRON/home-e.html
Takada, H., Sakamura, K.: μITRON for Small-Scale Embedded Systems. IEEE Micro 15(6), 46–54 (1995)
SystemC Open Initiative, http://www.systemc.org/
Microsoft Corporation, http://www.microsoft.com/
Desmet, D., Verkest, D., Man, H.D.: Operating System Based Software Generation for Systems-on-Chip. In: Proc. of Conference on Design Automation (DAC), pp. 396–401 (2000)
Gerstlauer, A., Yu, H., Gajski, D.D.: RTOS Modeling for System Level Design. In: Proc. of the Design, Automation and Test in Europe (DATE), Mar. 2003, pp. 130–135 (2003)
Yi, Y., Kim, D., Ha, S.: Fast and Time-Accurate Cosimulation with OS Scheduler Modeling. Design Automation for Embedded System 8(2), 211–228 (2003)
Yoo, S., Nicolescu, G., Gauthier, L., Jerraya, A.A.: Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design. In: Proc. of the Design, Automation and Test in Europe (DATE), Mar. 2002, pp. 620–627 (2002)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer Berlin Heidelberg
About this paper
Cite this paper
Furukawa, T., Honda, S., Tomiyama, H., Takada, H. (2007). A Hardware/Software Cosimulator with RTOS Supports for Multiprocessor Embedded Systems. In: Lee, YH., Kim, HN., Kim, J., Park, Y., Yang, L.T., Kim, S.W. (eds) Embedded Software and Systems. ICESS 2007. Lecture Notes in Computer Science, vol 4523. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-72685-2_27
Download citation
DOI: https://doi.org/10.1007/978-3-540-72685-2_27
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-72684-5
Online ISBN: 978-3-540-72685-2
eBook Packages: Computer ScienceComputer Science (R0)