Abstract
This paper discusses efficiency measures for the evaluation of high performance multimedia systems on a chip (SOC), considering a throughput rate R, chip size A, power dissipation P, and a flexibility criterion F. Based on the analysis of recently published multimedia chips, the paper shows equivalences between the ratio of R over AP, a weighted sum on 1/R, A, P, and a fuzzy multicriteria analysis on R, A, P. The paper indicates the fuzzy multicriteria analysis as generalization of the other efficiency measures, which can be easily applied to multiple cost and performance criteria. Because of the application of fuzzy set theory, the multicriteria approach supports quantitative criteria with a physical background as well as qualitative criteria by linguistic variables.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Jeschke, H., Gaedke, K., Pirsch, P.: Multiprocessor Performance for Real-Time Processing of Video Coding Applications. IEEE Transactions on Circuits and Systems for Video Technology 2(2), 221–230 (1992) Special Issue On: VLSI Circuits And Systems for Video Applications
Pirsch, P., Demassieux, N., Gehrke, W.: VLSI architectures for video compression-a survey. In: Proceedings of the IEEE. 83(2), pp. 220–246. IEEE Computer Society Press, Los Alamitos (1995)
Sengupta, D., Saleh, R.: Generalized Power-Delay Metrics in Deep Submicron CMOS Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26(1), 183–189 (2002)
Schwiegershausen, M.: Ein Verfahren zur Optimierung heterogener Multiprozessorsysteme mittels linearer Programmierung. In: Ph.D. Thesis, Fachbereich Elektrotechnik und Informationstechnik, Universität Hannover (1997)
Jeschke, H.: Fuzzy Multiobjective Decision Making On Modeled Architectural Concepts. In: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS 1998), vol. 6, pp. 151–154. IEEE Computer Society Press, Los Alamitos (1998)
Jeschke, H.: Kosten- und Performance-Modellierung applikationsspezifischer VLSI-Architekturen. In: Ph.D. Thesis, Fakultät für Elektrotechnik und Informatik, Universität Hannover (2005)
Yager, R.: Fuzzy Decision Making Including Unequal Objectives. In: Fuzzy Sets and Systems, vol. 1, pp. 87–95. North-Holland, Amsterdam (1978)
Saaty, T.L.: Exploring the Interface Betweeen Hierarchies, Multiple Objectives and Fuzzy Sets. In: Fuzzy Sets and Systems, vol. 1, pp. 57–68. North-Holland, Amsterdam (1978)
Lin, C.-P., Tseng, P.-C., Chiu, Y.-T., Lin, S.-S., Cheng, C.-C., Fang, H.-C.: A 5mW MPEG4 SP encoder with 2D bandwidth-sharing motion estimation for mobile applications. In: Digest of Technical Papers of the 2005 IEEE International Solid-State Circuits Conference, pp. 1626–1635. IEEE Computer Society Press, Los Alamitos (2006)
Stolberg, H.-J., Moch, S., Friebe, L., Dehnhardt, A., Kulaczewski, M.B., Berekovic, M., Pirsch, P.: An SoC with two multimedia DSPs and a RISC core for video compression applications. In: Digest of Technical Papers of the 2004 IEEE International Solid-State Circuits Conference, pp. 330–340. IEEE Computer Society Press, Los Alamitos (2004)
Huang, Y.-W., Chen, T.-C., Tsai, C.-H., Chen, C.-Y., Chen, T.-W., Chen, C.-S., Shen, C.-F., Ma, S.-Y., Wang, T.-C., Hsieh, B.-Y., Fang, H.-C., Chen, L.-G.: A 1.3TOPS H.264/AVC single-chip encoder for HDTV applications. In: Digest of Technical Papers of the 2005 IEEE International Solid-State Circuits Conference, pp. 128–588. IEEE Computer Society Press, Los Alamitos (2005)
Fujiyoshi, T., Shiratake, S., Nomura, S., Nishikawa, T., Kitasho, Y., Arakida, H., Okuda, Y., Tsuboi, Y., Hamada, M., Hara, H., Fujita, T., Hatori, F., Shimazawa, T., Yahagi, K., Takeda, H., Murakata, M., Minami, F., Kawabe, N., Kitahara, T., Seta, K., Takahashi, M., Oowaki, Y.: An H.264/MPEG-4 audio/visual CODEC LSI with module-wise dynamic voltage/frequency scalings. In: Digest of Technical Papers of the 2005 IEEE International Solid-State Circuits Conference, pp. 128–588. IEEE Computer Society Press, Los Alamitos (2005)
Yamauchi, H., Okada, S., Watanabe, T., Matsuo, Y., Suzuki, M., Ishii, Y., Mori, T., Matsushita, Y.: An 81 MHz, 1280 × 720pixels × 30frames/s MPEG-4 video/audio CODEC processor. In: Digest of Technical Papers of the 2005 IEEE International Solid-State Circuits Conference, pp. 130–589. IEEE Computer Society Press, Los Alamitos (2005)
Torii, S., Suzuki, S., Tomonaga, H., Tokue, T., Sakai, J., Suzuki, N., Murakami, K., Hiraga, T., Shigemoto, K., Tatebe, Y., Ohbuchi, E., Kayama, N., Edahiro, M., Kusano, T., Nishi, N.: A 600MIPS 120mW 70 μ/A leakage triple-CPU mobile application processor chip. In: Digest of Technical Papers of the 2005 IEEE International Solid-State Circuits Conference, pp. 130–589. IEEE Computer Society Press, Los Alamitos (2005)
Liu, T.-M., Lin, T.-A., Wang, S.-Z., Lee, W.-P., Hou, K.-C., Yang, J.-Y., Lee, C.-Y.: A 125 μw, fully scalable MPEG-2 and H.264/AVC video decoder for mobile applications. In: Digest of Technical Papers of the 2005 IEEE International Solid-State Circuits Conference, pp. 1576–1585. IEEE Computer Society Press, Los Alamitos (2006)
Lin, C.C., Guo, J.I., Chang, H.C., Yang, Y.C., Chen, J.W., Tsai, M.C., Wang, J.S.: A 160kgate 4.5kB SRAM H.264 Video Decoder for HDTV applications. In: Digest of Technical Papers of the 2005 IEEE International Solid-State Circuits Conference, pp. 1596–1605. IEEE Computer Society Press, Los Alamitos (2006)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Jeschke, H. (2007). Efficiency Measures for Multimedia SOCs . In: Vassiliadis, S., Bereković, M., Hämäläinen, T.D. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2007. Lecture Notes in Computer Science, vol 4599. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-73625-7_21
Download citation
DOI: https://doi.org/10.1007/978-3-540-73625-7_21
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-73622-6
Online ISBN: 978-3-540-73625-7
eBook Packages: Computer ScienceComputer Science (R0)