Skip to main content

A Study of Energy Saving in Customizable Processors

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4599))

Abstract

Embedded systems are special purpose systems which perform pre-defined tasks with very specific requirements like high performance, low volume or low power. Most of the time, using a general purpose processor for such systems results in a design which is poor to meet the application specific requirement. On the other hand, ASIC design cycle is too costly and too slow for the embedded application market. Recent development in configurable processors significantly improved the performance metrics of a general purpose processor by coupling it with an application specific hardware. Although there has been a large amount of work in the literature to improve the performance and automation of such designs, little has been done to examine the power consumption of a system coupled with an application specific functional unit. Monitoring this power behavior may provide new directions in the ASIP design. We augmented wattch (a power simulator based on SimpleScalar) with a model of the power consumption of functional units (using a combination of RTL- and gate-level power modeling). Our results show that a well-designed custom instruction set may reduce register and memory accesses, and hence the overall power consumption of an embedded system.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Halfhill, T.R.: Tensilica’s software makes hardware. Microprocessor Report (2003)

    Google Scholar 

  2. Halfhill, T.R.: ARC Cores encourages “plug-ins”. Microprocessor Report (2000)

    Google Scholar 

  3. Faraboschi, P., Brown, G., Fisher, J.A., Desoli, G., Homewood, F.: Lx: A technology platform for customizable VLIW embedded processing. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 203–213 (2000)

    Google Scholar 

  4. Halfhill, T.R.: MIPS embraces configurable technology. Microprocessor Report (2003)

    Google Scholar 

  5. Cheung, N., Parameswaran, S., Henkel, J.: A quantitative study and estimation models for extensible instructions in embedded processors. In: Proceedings of the International Conference on Computer Aided Design, San Jose, Calif, pp. 183–189 (2004)

    Google Scholar 

  6. Biswas, P., Banerjee, S., Dutt, N., Ienne, P., Pozzi, L.: Performance and energy benefits of instruction set extensions in an FPGA soft core. In: Proceedings of the 19th International Conference on VLSI Design, Hyderabad, India, pp. 651–656 (2006)

    Google Scholar 

  7. Brooks, D., Tiwari, V., Martonosi, M.: Wattch: a framework for architectural-level power analysis and optimizations. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 83–94 (2000)

    Google Scholar 

  8. Fei, Y., Ravi, S., Raghunathan, A., Jha, N.K.: Energy estimation for extensible processors. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 682–687 (2004)

    Google Scholar 

  9. Tiwari, V., Malik, S., Wolfe, A.: Power analysis of embedded software: A first step towards software power minimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems VLSI-2, 437–445 (1994)

    Article  Google Scholar 

  10. Simunic, T., Benini, L., Micheli, G.D.: Cycle-accurate simulation of energy consuption in embedded systems. In: Proceedings of the 36th Design Automation Conference, New Orleans, La, pp. 867–872 (1999)

    Google Scholar 

  11. Wan, M., Ichikawa, Y., Lidsky, D., Rabaey, J.: An energy conscious methodology for early design exploration of heterogeneous DSPs. In: Proceedings of the IEEE Custom Integrated Circuit Conference—CICC 1998, Santa Clara, Calif., pp. 111–117. IEEE Computer Society Press, Los Alamitos (1998)

    Google Scholar 

  12. Ye, W., Vijaykrishnan, N., Kandemir, M.T., Irwin, M.J.: The design and use of SimplePower: a cycle-accurate energy estimation tool. In: Proceedings of the 37th Design Automation Conference, Los Angeles, Calif., pp. 340–345 (2000)

    Google Scholar 

  13. Bonzini, P., Pozzi, L.: Code transformation strategies for extensible embedded processors. In: Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, Seoul, South Korea, pp. 242–252 (2006)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Stamatis Vassiliadis Mladen Bereković Timo D. Hämäläinen

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Bonzini, P., Harmanci, D., Pozzi, L. (2007). A Study of Energy Saving in Customizable Processors. In: Vassiliadis, S., Bereković, M., Hämäläinen, T.D. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2007. Lecture Notes in Computer Science, vol 4599. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-73625-7_32

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-73625-7_32

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-73622-6

  • Online ISBN: 978-3-540-73625-7

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics