Skip to main content

FCC-SDP: A Fast Close-Coupled Shared Data Pool for Multi-core DSPs

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4697))

Abstract

Multi-core Digital Signal Processors (DSP) have significant requirements on data storage and memory performance for high performance embedded applications. Scratch-pad memories (SPM) are low capacity high-speed on-chip memories mapped with global addresses, which are preferred by embedded applications than traditional caches due to their better real-time characterization. We construct a new Fast Close-Coupled Shared Data Pool (FCC-SDP) for our multi-core DSP project based on SPMs. FCC-SDP is organized as multi-bank parallel structure with double-bank interleaving access modes, and provides a fast transmission path for fine-grain shared data among DSP cores. We build the behavior simulator of FCC-SDP and make design realization. Simulation experiments with several typical benchmarks show that FCC-SDP can well capture the fine-grain shared data in multi-core applications, and can achieve average speedup ratio of 1.1 and 1.14 compared with traditional shared L2 caches and DMA transmission modes respectively.

Funded by the project of National Science Foundation of China (No. 60473079).

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Kandemir, M., Ramanujam, J., Choudhary, A.: Exploiting Shared Scratch Pad Memory Space in Embedded Multiprocessor Systems. In: DAC 2002. Proceedings of the 39th Design Automation Conference, New Orleans, USA (June 10-14, 2002)

    Google Scholar 

  2. Hu, W.: Shared Memory Architecture. Higher Education Press, Beijing (2001)

    Google Scholar 

  3. Verma, M., Petzold, K., Wehmeyer, L., et al.: Scratchpad Sharing Strategies for Multiprocess Embedded Systems: A First Approach. In: ESTIMEDIA 2005. Proceeding of IEEE 2005 3rd Workshop on Embedded Systems for Real-Time Multimedia, New York, USA, September 2005, IEEE Computer Society Press, Los Alamitos (2005)

    Google Scholar 

  4. Panda, P.R., Dutt, N.D., Nicolau, A.: Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications. In: ED&TC 1997. Proceeding of 1997 European Design and Test Conference, Paris, France (1997)

    Google Scholar 

  5. Kandemir, M., Ramanujam, J., et al.: Dynamic Management of Scratch-Pad Memory Space. In: DAC 2001. Proceeding of the 38th Design Automation Conference, June 18-22, 2001, Las Vegas, USA (2001)

    Google Scholar 

  6. Udayakumaran, S., Barua, R.: Compiler-Decided Dynamic Memory Allocation for ScratchPad Based Embedded Systems. In: CASES 2003. Proceeding of the International Conference on Compilers, Architecture and Synthesis for Embedded System, October 30-November 2, 2003, San Jose, California, USA (2003)

    Google Scholar 

  7. Suhendra, V., Raghavan, C., Mitra, T.: Integrated Scratchpad Memory Optimization and Task Scheduling for MPSoC Architectures. In: CASES 2006. Proceeding of International Conference on Complilers, Architecture and Synthesis for Embedded System, October 23–25, 2006, Seoul, Korea (2006)

    Google Scholar 

  8. Banakar, R., Steinke, S., Lee, B., et al.: Scratchpad Memory: A Design Alternative for Cache On chip memory in Embedded Systems. In: CODES 2002. Proceeding of 10th International Symposium on Hardware/Software Co-design, May 6-8, 2002, Estes Park, Colorado (2002)

    Google Scholar 

  9. Issenin, I., Brockmeyer, E., Durinck, B., Dutt, N.: Multiprocessor System-on-Chip Data Reuse Analysis for Exploring Customized Memory Hierarchies. In: DAC 2006. Proceeding of 43rd Design Automation Conference, July 24–28, 2006, San Francisco, California, USA (2006)

    Google Scholar 

  10. Mathew, B., Davis, A.: An Energy Efficient High Performance Scratch-pad Memory System. In: DAC 2004. Proceeding of 2004 International Design Automation Conference, June 7-11, 2004, San Diego, USA (2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Lynn Choi Yunheung Paek Sangyeun Cho

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wang, D., Chen, X., Chen, S., Fang, X., Sun, S. (2007). FCC-SDP: A Fast Close-Coupled Shared Data Pool for Multi-core DSPs. In: Choi, L., Paek, Y., Cho, S. (eds) Advances in Computer Systems Architecture. ACSAC 2007. Lecture Notes in Computer Science, vol 4697. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74309-5_10

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-74309-5_10

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-74308-8

  • Online ISBN: 978-3-540-74309-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics