Lecture Notes in Computer Science

4644

Commenced Publication in 1973
Founding and Former Series Editors:
Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

University of Dortmund, Germany

Madhu Sudan

Massachusetts Institute of Technology, MA, USA

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Moshe Y. Vardi

Rice University, Houston, TX, USA

Gerhard Weikum

Max-Planck Institute of Computer Science, Saarbruecken, Germany

Nadine Azemard Lars Svensson (Eds.)

Integrated Circuit and System Design

Power and Timing Modeling, Optimization and Simulation

17th International Workshop, PATMOS 2007 Gothenburg, Sweden, September 3-5, 2007 Proceedings



Volume Editors

Nadine Azemard LIRMM, UMR CNRS/Université de Montpellier II 161 rue Ada, 34392, Montpellier, France E-mail: azemard@lirmm.fr

Lars Svensson Chalmers University of Technology Department of Computer Engineering 412 96 Göteborg, Sweden E-mail: larssv@ce.chalmers.se

Library of Congress Control Number: 2007933304

CR Subject Classification (1998): B.7, B.8, C.1, C.4, B.2, B.6, J.6

LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

ISSN 0302-9743

ISBN-10 3-540-74441-X Springer Berlin Heidelberg New York ISBN-13 978-3-540-74441-2 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

Springer is a part of Springer Science+Business Media

springer.com

© Springer-Verlag Berlin Heidelberg 2007 Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India Printed on acid-free paper SPIN: 12111398 06/3180 5 4 3 2 1 0

Preface

Welcome to the proceedings of PATMOS 2007, the 17th in a series of international workshops. PATMOS 2007 was organized by Chalmers University of Technology with IEEE Sweden Chapter of the Solid-State Circuit Society technical cosponsorship and IEEE CEDA sponsorship.

Over the years, PATMOS has evolved into an important European event, where researchers from both industry and academia discuss and investigate the emerging challenges in future and contemporary applications, design methodologies, and tools required for the development of the upcoming generations of integrated circuits and systems. The technical program of PATMOS 2007 consisted of state-of-the-art technical contributions, three invited talks and an industrial session on design challenges in real-life projects. The technical program focused on timing, performance and power consumption, as well as architectural aspects with particular emphasis on modeling, design, characterization, analysis and optimization in the nanometer era.

The Technical Program Committee, with the assistance of additional expert reviewers, selected the 55 papers presented at PATMOS. The papers were organized into 9 technical sessions and 3 poster sessions. As is always the case with the PATMOS workshops, full papers were required, and several reviews were received per manuscript.

Beyond the presentations of the papers, the PATMOS technical program was enriched by a series of speeches offered by world class experts, on important emerging research issues of industrial relevance. Jean Michel Daga spoke about "Design and Industrialization Challenges of Memory Dominated SOCs", Davide Pandini spoke about "Statistical Static Timing Analysis: A New Approach to Deal with Increased Process Variability in Advanced Nanometer Technologies" and Christer Svensson spoke about "Analog Power Modelling". Furthermore, the technical program was augmented by two industrial talks, given by leading experts from industry. Fredrik Dahlgren, from Ericsson Mobile Platforms, spoke about "Technological Trends, Design Constraints and Design Implementation Challenges in Mobile Phone Platforms" and Anders Emrich, from Omnisys Instruments AB, spoke about "System Design from Instrument Level down to ASIC Transistors with Speed and Low Power as Driving Parameters".

We would like to thank the many people that worked voluntarily to make PATMOS 2007 possible, the expert reviewers, the members of the technical program and steering committees, and the invited speakers who offered their skill, time, and deep knowledge to make PATMOS 2007 a memorable event. Last but not least we would like to thank the sponsors of PATMOS 2007, Ericsson, Omnisys, Chalmers University and the city of Göteborg, for their support.

September 2007 Nadine Azemard

Lars Svensson

Organization

Organizing Committee

General Chair Lars Svensson, Chalmers University, Sweden

Technical Program Chair Nadine Azemard, LIRMM, France

Secretariat Ewa Wäingelin, Chalmers University, Sweden

Proceedings Nadine Azemard, LIRMM, France

PATMOS Technical Program Committee

A. Alvandpour, Linköping Univ., Sweden

D. Atienza, EPFL, Switzerland

N. Azemard, LIRMM, France

P. A. Beerel, Univ. of Southern California, USA

D. Bertozzi, Univ. of Ferrara, Italy

N. Chang, Seoul National Univ., Korea

J. J. Chico, Univ. de Sevilla, Spain

J. Figueras, Univ. de Catalunya, Spain

E. Friedman, Univ. of Rochester, USA

C. E. Goutis, Univ. of Patras, Greece

E. Grass, IHP, Germany

J. L. Güntzel, Univ. Fed. de Pelotas, Brazil

R. Hartenstein, Univ. of Kaiserslautern, Germany

N. Julien, LESTER, France

K. Karagianni, Univ. of Patras, Greece

P. Marchal, IMEC, Belgium

P. Maurine, LIRMM, France

V. Moshnyaga, Univ. of Fukuoka, Japan

W. Nebel, Univ. of Oldenburg, Germany

D. Nikolos, Univ. of Patras, Greece

A. Nunez, Univ. de Las Palmas, Spain

V. Paliuras, Univ. of Patras, Grece,

D. Pandini, ST Microelectronics, Italy

F. Pessolano, Philips, The Netherlands

H. Pfleiderer, Univ. of Ulm, Germany

C. Piguet, CSEM, Switzerland

M. Poncino, Politecnico di Torino, Italy

R. Reis, Univ. of Porto Alegre, Brazil

M. Robert, Univ. of Montpellier, France

J. Rossello, Balearic Islands Univ., Spain

D. Sciuto, Politecnico di Milano, Italy

J. Segura, Balearic Islands Univ., Spain

- D. Soudris, Univ. of Thrace, Greece
- L. Svensson, Chalmers Univ. of Technology, Sweden
- A. M. Trullemans, Univ. LLN, Belgium
- D. Verkest, IMEC, Belgium
- R. Wilson, ST Microelectronics, France

PATMOS Steering Committee

Antonio J. Acosta, University of Sevilla/IMSE-CNM, Spain
Nadine Azemard, LIRMM - University of Montpellier, France
Joan Figueras, Universitat Politècnica de Catalunya, Spain
Reiner Hartenstein, University of Kaiserslautern, Germany
Jorge Juan-Chico, University of Sevilla/IMSE-CNM, Spain
Enrico Macii, Politecnico di Torino (POLITO), Italy
Philippe Maurine, LIRMM - University of Montpellier, France
Wolfgang Nebel, OFFIS, Germany
Vassilis Paliouras, University of Patras, Greece
Christian Piguet, CSEM, Switzerland
Dimitrious Soudris, Democritus University of Thrace (DUTH), Greece
Lars Svensson, Chalmers University of Technology, Sweden
Anne-Marie Trullemans, Université Catholique de Louvain (UCL), Belgium
Diederik Verkest, IMEC, Belgium
Roberto Zafalon, ST Microelectronics, Italy

Executive Steering Sub-committee

President Enrico Macii, Politecnico di Torino (POLITO), Italy Vice-president Vassilis Paliouras, University of Patras, Greece

Secretary Nadine Azemard, LIRMM - University of Montpellier, France

Table of Contents

Session 1 - High-Level Design (1)	
System-Level Application-Specific NoC Design for Network and Multimedia Applications	
Lazaros Papadopoulos and Dimitrios Soudris	
Fast and Accurate Embedded Systems Energy Characterization Using Non-intrusive Measurements	1
A Flexible General-Purpose Parallelizing Architecture for Nested Loops in Reconfigurable Platforms	2
An Automatic Design Flow for Mapping Application onto a 2D Mesh NoC Architecture	3
Session 2 - Low Power Design Techniques	
Template Vertical Dictionary-Based Program Compression Scheme on the TTA	4
Asynchronous Functional Coupling for Low Power Sensor Network Processors	5
A Heuristic for Reducing Dynamic Power Dissipation in Clocked Sequential Designs	6
Low-Power Content Addressable Memory With Read/Write and Matched Mask Ports	7
The Design and Implementation of a Power Efficient Embedded SRAM	8

Session	3 -	Low	Power	Analog	Circuits
---------	-----	-----	-------	--------	----------

ALADIN	97
Björn Lipka and Ulrich Kleine	
Settling Time Minimization of Operational Amplifiers	107
Low-Voltage Low-Power Curvature-Corrected Voltage Reference Circuit Using DTMOSTs	117
Session 4 - Statistical Static Timing Analysis	
Computation of Joint Timing Yield of Sequential Networks Considering Process Variations	125
A Simple Statistical Timing Analysis Flow and Its Application to Timing Margin Evaluation	138
A Statistical Approach to the Timing-Yield Optimization of Pipeline Circuits	148
Session 5 - Power Modeling and Optimization	
A Novel Gate-Level NBTI Delay Degradation Model with Stacking Effect	160
Modelling the Impact of High Level Leakage Optimization Techniques on the Delay of RT-Components	171
Logic Style Comparison for Ultra Low Power Operation in 65nm Technology	181
Design-In Reliability for 90-65nm CMOS Nodes Submitted to Hot-Carriers and NBTI Degradation	191

Session 6 - Low Power Routing Optimization	
Clock Distribution Techniques for Low-EMI Design	201
Crosstalk Waveform Modeling Using Wave Fitting	211
Weakness Identification for Effective Repair of Power Distribution Network	222
New Adaptive Encoding Schemes for Switching Activity Balancing in On-Chip Buses	232
On the Necessity of Combining Coding with Spacing and Shielding for Improving Performance and Power in Very Deep Sub-micron Interconnects T. Murgan, P.B. Bacinschi, S. Pandey, A. García Ortiz, and M. Glesner	242
Session 7 - High Level Design (2)	
Soft Error-Aware Power Optimization Using Gate Sizing	255
Automated Instruction Set Characterization and Power Profile Driven Software Optimization for Mobile Devices	268
RTL Power Modeling and Estimation of Sleep Transistor Based Power Gating	278
Functional Verification of Low Power Designs at RTL	288
XEEMU: An Improved XScale Power Simulator	300
Session 8 - Security and Asynchronous Design	
Low Power Elliptic Curve Cryptography	310

Design and Test of Self-checking Asynchronous Control Circuit	320
An Automatic Design Flow for Implementation of Side Channel Attacks Resistant Crypto-Chips Behnam Ghavami and Hossein Pedram	330
Analysis and Improvement of Dual Rail Logic as a Countermeasure Against DPA	340
Session 9 - Low Power Applications	
Performance Optimization of Embedded Applications in a Hybrid Reconfigurable Platform	352
The Energy Scalability of Wavelet-Based, Scalable Video Decoding Hendrik Eeckhaut, Harald Devos, and Dirk Stroobandt	363
Direct Memory Access Optimization in Wireless Terminals for Reduced Memory Latency and Energy Consumption	373
Poster 1 - Modeling and Optimization	
Exploiting Input Variations for Energy Reduction	384
A Model of DPA Syndrome and Its Application to the Identification of Leaking Gates	394
Static Power Consumption in CMOS Gates Using Independent	
Bodies	404
Moderate Inversion: Highlights for Low Voltage Design	413
On Two-Pronged Power-Aware Voltage Scheduling for Multi-processor Real-Time Systems	423
Naotake Kamiura, Teijiro Isokawa, and Nobuyuki Matsui	420

	Table of Contents	XIII
Semi Custom Design: A Case Study on SIMD Shufflers Praveen Raghavan, Nandhavel Sethubalasubraman Satyakiran Munaga, Estela Rey Ramos, Murali Jo Oliver Weiss, Francky Catthoor, and Diederik Verk	$ian, \ iyapala,$	433
Poster 2 - High Level Design		
Optimization for Real-Time Systems with Non-convex Speed Models		443
Triple-Threshold Static Power Minimization in High-L VLSI CMOS		453
A Fast and Accurate Power Estimation Methodology Asynchronous Circuits		463
Subthreshold Leakage Modeling and Estimation of Geomplex Gates		474
A Platform for Mixed HW/SW Algorithm Specification Exploration of SW and HW Partitioning		485
Fast Calculation of Permissible Slowdown Factors for Systems		495
Design Methodology and Software Tool for Estimation Instruction Cache Memory Miss Rate		505
Poster 3 - Low Power Techniques and A	pplications	
A Statistical Model of Logic Gates for Monte Carlo S Including On-Chip Variations		516
Switching Activity Reduction of MAC-Based FIR Fil Correlated Input Data		526

Performance of CMOS and Floating-Gate Full-Adders Circuits at Subthreshold Power Supply	536
Jon Alfredsson and Snorre Aunet	990
Low-Power Digital Filtering Based on the Logarithmic Number System	546
C. Basetas, I. Kouretas, and V. Paliouras	
A Power Supply Selector for Energy- and Area-Efficient Local Dynamic Voltage Scaling	556
Sylvain Miermont, Pascal Vivet, and Marc Renaudin	
Dependability Evaluation of Time-Redundancy Techniques in Integer Multipliers	566
Keynotes	
Design and Industrialization Challenges of Memory Dominated SOCs $J.M.\ Daga$	576
Statistical Static Timing Analysis: A New Approach to Deal with Increased Process Variability in Advanced Nanometer Technologies D. Pandini	577
Analog Power Modelling	578
Industrial Session - Design Challenges in Real-Life Projects	
Technological Trends, Design Constraints and Design Implementation Challenges in Mobile Phone Platforms	579
System Design from Instrument Level Down to ASIC Transistors with Speed and Low Power as Driving Parameters	580
Author Index	581