Abstract
To adress the problem of static power consumption, approaches as ABB and AVS have been proposed to reduce runtime leakage in integrated circuits. Applying these techniques is a trade off between power and delay, which is best decided early in the design flow. Therefore high level power and delay estimation is needed. In our work, we present a fast RT Level delay macro model considering supply and bias voltages and temperature. Errors below 5% combined with only few characterization data enables this approach to be used by high level design tools to support leakage optimization by e.g. ABB and AVS.
This work was supported by the European Commission within the Sixth Framework Programme through the CLEAN project (contract no. FP6-IST-026980).
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Technology Working Groups. ITRS-Process Integration, Devices and Structures. http://www.itrs.net/Links/2005ITRS/PIDS2005.pdf
Hu, C.: Bsim model for circuit design using advanced technologies. In: Symposium on VLSl Circuits Digest of Technical Papers, 2001, pp. 5–6 (2001)
Keshavarzi, A., Tschanz, J., Narendra, S., De, V., Daasch, W., Roy, K., Sachdev, M., Hawkins, C.: Leakage and Process Variation Effects in Current Testing on FutureCMOS Circuits. IEEE Design & Test of Computers 19, 36–43 (2002)
Tschanz, J., Kao, J., Narendra, S., Nair, R., Antoniadis, D., Chandrakasan, A., De, V.: Adaptive Body Bias For Reducing Impacts of Die-To-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage. IEEE Journal of Solid-State Circuits 37, 1396–1402 (2002)
Meijer, M., Pessolano, F., de Gyvez, J.P.: Technology Exploration for Adaptive Power and Frequency Scaling in 90nm CMOS. In: ISLPED 2004 (2004)
Helms, D., Meyer, O., Hoyer, M., Nebel, W.: Voltage- and Abb-Island Optimization in High Level Synthesis. In: Proceedings of the 2007 International Symposium on Low Power Electronics and Design (2007)
Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.: Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits. Proc. of the IEEE 91(2) (2003)
Rao, R.M., Burns, J.L., Devgan, A., Brown, R.B.: Efficient Techniques for Gate Leakage Estimation. In: Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003, pp. 100–103 (2003)
Helms, D., Hoyer, M., Nebel, W.: Accurate PTV, State, and ABB Aware RTL Blackbox Modeling of Subthreshold, Gate, and PN-junction Leakage. In: Vounckx, J., Azemard, N., Maurine, P. (eds.) PATMOS 2006. LNCS, vol. 4148, Springer, Heidelberg (2006)
Synopsis. CCS Timing, Technical White Paper (December 2006), http://www.synopsys.com/products/libertyccs/ccs_timing_wp.pdf
Daga, J.M., Auvergne, D.: A Comprehensive Delay Macro Modeling for Submicrometer CMOS Logics. IEEE Journal of Solid-State Circuits (January 1999)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hoyer, M., Helms, D., Nebel, W. (2007). Modelling the Impact of High Level Leakage Optimization Techniques on the Delay of RT-Components. In: Azémard, N., Svensson, L. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2007. Lecture Notes in Computer Science, vol 4644. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74442-9_17
Download citation
DOI: https://doi.org/10.1007/978-3-540-74442-9_17
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74441-2
Online ISBN: 978-3-540-74442-9
eBook Packages: Computer ScienceComputer Science (R0)