Abstract
In modern digital ICs, the increasing demand for performance and throughput requires higher operating frequencies of hundreds of megahertz, and in several cases exceeding the gigahertz range. Following the technology scaling trends, this request will continue to rise, thus increasing the electromagnetic interference (EMI) generated by electronic systems. The enforcement of strict governmental regulations and international standards, mainly (but not only) in the automotive domain, are driving new efforts towards design solutions for electromagnetic compatibility (EMC). Hence, EMC/EMI is rapidly becoming a major concern for high-speed circuit and package designers. The on-chip clock signals with fast rise/fall times are among the most detrimental sources of electromagnetic (EM) noise, since not only they generate radiated emissions, but they also have a large impact con the conducted emissions, as the power rail noise localized in close proximity of the toggling clock edges propagates to the board through the power and ground pins. In this work, we analyze the impact of different clock distribution solutions on the spectral content of typical on-chip waveforms, in order to develop an effective methodology for EMC-aware clock-tree synthesis, which globally reduces the EM emissions. Our approach can be seamlessly integrated into a typical design flow, and its effectiveness is demonstrated with experimental results obtained from the clock distribution network of an industrial digital design.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Ott, H.W.: Noise Reduction Techniques in Electronic Systems. J. Wiley and Sons (1988)
Hardin, K.B., Fessler, J.T., Bush, D.R.: Spread Spectrum Clock Generation for the Reduction of Radiated Emissions. In: Proc. Intl. Symp. on Electromagnetic Compatibility, February 1994, pp. 227–231 (1994)
Kim, J., Kam, D.G., Jun, P.J., Kim, J.: Spread Spectrum Clock Generator with Delay Cell Array to Reduce Electromagnetic Interference. IEEE Trans. on Electromagnetic Compatibility 47, 908–920 (2005)
Osterman, T., Deutschman, B., Bacher, C.: Influence of the Power Supply on the Radiated Electromagnetic Emission of Integrated Circuits. Microelectronics Journal 35, 525–530 (2004)
Chen, H.H., Ling, D.D.: Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design. In: Proc. Design Automation Conf., June 1997, pp. 638–647 (1997)
Larsson, P.: Resonance and Damping in CMOS Circuits with On-Chip Decoupling Capacitance. IEEE Trans. on CAS-I 45, 849–858 (1998)
Bobba, S., Thorp, T., Aingaran, K., Liu, D.: IC Power Distribution Challenges. In: Proc. Intl. Conf. on Computer-Aided Design, November 2001, pp. 643–650 (2001)
Cha, H.-R., Kwon, O.-K.: An Analytical Model of Simultaneous Switching Noise in CMOS Systems. IEEE Trans. on Advanced Packaging 23, 62–68 (2000)
Tang, K.T., Friedman, E.G.: Simultaneous Switching Noise in On-Chip CMOS Power Distribution Networks. IEEE Trans. on VLSI Systems 10, 487–493 (2002)
Kim, J., Kim, H., Ryu, W., Kim, J., Yun, Y.-h., Kim, S.-h., Ham, S.-h., An, H.-k., Lee, Y.-h.: Effects of On-chip and Off-chip Decoupling Capacitors on Electromagnetic Radiated Emission. In: Proc. Electronic Components and Technology Conf., May 1998, pp. 610–614 (1998)
Pandini, D., Repetto, G.A.: Spectral Analysis of the On-chip Waveforms to Generate Guidelines for EMC-aware Design. In: Vounckx, J., Azemard, N., Maurine, P. (eds.) PATMOS 2006. LNCS, vol. 4148, pp. 532–542. Springer, Heidelberg (2006)
Paul, C.R.: Introduction to Electromagnetic Compatibility. J. Wiley and Sons, New York (1992)
Press, W.H., Teukolsky, S.A., Vetterling, W.T., Flannery, B.P.: Numerical Recipes in C. Cambridge Univ. Press, Cambridge U.K. (1992)
FCC, FCC Methods of Measurements of Radio Noise Emissions from Computing Devices. FCC/OST MP-4 (July 1987)
EN 55022:1995 (CISPR 22:1993), Limits and Methods of Measurement of Radio Disturbance Characteristics of Information Technology Equipment
Benini, L., Vuillod, P., Bogliolo, A., De Micheli, G.: Clock Skew Optimization for Peak Current Reduction. Journal of VLSI Signal Processing 16, 117–130 (1997)
Blunno, I., Gregoretti, F., Passerone, C., Peretto, D., Reyneri, L.M.: Designing Low Electro Emissions Circuits through Clock Skew Optimization. In: Proc. ICECS, September 2002, pp. 417–420 (2002)
Hockanson, D.M., Slone, R.D.: Reducing Radiated Emissions from CPUs through Core Power Interconnect Design. In: Proc. Intl. Symp. on EMC, August 2005, pp. 927–932 (2005)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Pandini, D., Repetto, G.A., Sinisi, V. (2007). Clock Distribution Techniques for Low-EMI Design. In: Azémard, N., Svensson, L. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2007. Lecture Notes in Computer Science, vol 4644. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74442-9_20
Download citation
DOI: https://doi.org/10.1007/978-3-540-74442-9_20
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74441-2
Online ISBN: 978-3-540-74442-9
eBook Packages: Computer ScienceComputer Science (R0)