Skip to main content

New Adaptive Encoding Schemes for Switching Activity Balancing in On-Chip Buses

  • Conference paper
Book cover Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (PATMOS 2007)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4644))

Abstract

Thermal Spreading has shown to be a successful approach to bus temperature minimization. The idea at the basis of this technique is that of periodically permuting the routing of input bitstreams to the various bus lines, with the objective of temporally and spatially distributing the number of transitions over the entire bit-width, thus avoiding high switching activities to occur always on a few lines, which obviously causes an unnatural increase in temperature.

In this paper, we propose new encoding schemes which improve the capabilities of the Thermal Spreading approach of balancing the switching activities over the bus wires. The solutions we introduce are adaptive and dynamic in nature, as they select what bitstream goes to what bus line based on the actual bus traffic, thanks to some on-line monitoring capabilities which is offered by some ad-hoc hardware unit which runs in parallel at the transmitting and receiving ends of the bus.

The experimental results show that, on average, the proposed encoding schemes improve the transition balancing capabilities of the Thermal Spreading technique by a significant amount.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Banerjee, K., Mehrotra, A.: Coupled Analysis of Electromigration Reliability and Performance in ULSI Signal Nets. In: ICCAD-01: IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, November 2001, pp. 158–164 (2001)

    Google Scholar 

  2. Macii, E., Pedram, M., Somenzi, F.: High-Level Power Modeling, Estimation, and Optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 17(11), 1061–1079 (1998)

    Article  Google Scholar 

  3. Chiang, T.-Y., Banerjee, K., Saraswat, K.: Compact Modeling and SPICE-Based Simulation for Electrothermal Analysis of Multilevel ULSI Interconnects. In: ICCAD-2001: IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, November 2001, pp. 165–172 (2001)

    Google Scholar 

  4. Ajami, A., Banerjee, K., Pedram, M.: Modeling and Analysis of Nonuniform Substrate Temperature Effects on Global ULSI Interconnects. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24(6), 849–861 (2005)

    Article  Google Scholar 

  5. Wang, F., Xie, Y., Vijaykrishnan, N., Irwin, M.J.: On-chip Bus Thermal Analysis and Optimization. In: DATE-06: IEEE Design Automation and Test in Europe, Munich, Germany, March 2006, pp. 850–855 (2006)

    Google Scholar 

  6. Burger, D.C., Austin, T.M., Bennett, S.: Evaluating Future Microprocessors – The Simplescaler Toolset, Technical Report 1342, University of Wisconsin, Department of CS (1997), http://www.simplescalar.com

Download references

Author information

Authors and Affiliations

Authors

Editor information

Nadine Azémard Lars Svensson

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Sithambaram, P., Macii, A., Macii, E. (2007). New Adaptive Encoding Schemes for Switching Activity Balancing in On-Chip Buses. In: Azémard, N., Svensson, L. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2007. Lecture Notes in Computer Science, vol 4644. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74442-9_23

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-74442-9_23

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-74441-2

  • Online ISBN: 978-3-540-74442-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics