Abstract
This paper proposes to use a non conventional mode of operation to meet low voltage constraints: The moderate inversion. EKV 2.0 MOS model provides hand calculation applicable equations, while a BSIM3v3 simulation model is sufficiently accurate to design static circuits.
The self cascode structure studied with highlights of the EKV 2.0 MOS model is revealed to be linear with temperature from weak to strong inversion: simulation and experimental data are provided.
This self cascode linear with temperature voltage reference is the starting point of a new self biased current reference: An all in moderate inversion exemple is given, and simulation results are provided.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Binkley, D., Hoper, C., Trucker, S., Moss, B., Rochelle, J., Foty, D.: A CAD methodology for optimizing transistor current and sizing in analog CMOS design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22(2), 225–237 (2003)
Enz, C.C., Krummenacher, F., Vittoz, E.A.: An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current. Analog Integrated Circuits and Signal Processing 8, 83–114 (1995)
Terry, S.C., Rochelle, J.M., Binkley, D.M., Blalock, B.J., Foty, D.P., Bucher, M.: Comparison of a BSIM3V3 and EKV MOSFET model for a 0.5 μm cmos process and implications for analog circuit design. IEEE transactions on nuclear science 50(4), 915–920 (2003)
Oguey, H., Aebischer, D.: CMOS current reference without resistance. IEEE J. Solid-State Circuits 32(7), 1132–1135 (1997)
Camacho-Galeano, E.M., Galup-Montoro, C., Schneider, M.C.: A 2-nW 1.1-V self-biased current reference in CMOS technology. IEEE Trans. Circuits Syst. II, Exp. Briefs 52(2), 333–336 (2005)
Najafizadeh, L., Filanovsky, I.M.: Towards a sub-1 V CMOS voltage reference. In: ISCAS, pp. 53–56 (2004)
Vittoz, A., Neyroud, O.: A low-voltage CMOS bandgap reference. IEEE J. Solid-State Circuits 14(3), 573–577 (1979)
Sze, S.M.: Semiconductor devices: Physics and Technology, 2nd edn. John Wiley & Sons, Chichester (1981)
Prodanov, V., Green, M.: CMOS current mirrors with reduced input and output voltage requirements. Electronics Letters 32, 104–105 (1996)
Guigues, F., Kussener, E., Malherbe, A., Duval, B.: Sub-1v oguey’s current reference without resistance. In: IEEE (ed.) Proceedings of the 2006 13th IEEE International Conference on Electronics, Circuits and Systems, IEEE Computer Society Press, Los Alamitos (2006)
Enz, C.C., Vittoz, E.A.: Charge-based MOS Transistor Modeling. John Wiley & Sons, Chichester (2006)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Guigues, F., Kussener, E., Duval, B., Barthelemy, H. (2007). Moderate Inversion: Highlights for Low Voltage Design. In: Azémard, N., Svensson, L. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2007. Lecture Notes in Computer Science, vol 4644. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74442-9_40
Download citation
DOI: https://doi.org/10.1007/978-3-540-74442-9_40
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74441-2
Online ISBN: 978-3-540-74442-9
eBook Packages: Computer ScienceComputer Science (R0)