Skip to main content

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4644))

  • 1393 Accesses

Abstract

This paper describes the design of an asynchronous implementation of a sensor network processor. The main purpose of this work is the reduction of power consumption in sensor network node processors and the research presented here tries to explore the suitability of asynchronous circuits for this purpose. The Handshake Solutions toolkit is used to implement an asynchronous version of a sensor processor. The design is made compact, trading area and leakage power savings with dynamic power costs, targeting the typical sparse operating characteristics of sensor node processors. It is then compared with a synchronous version of the same processor based on a reasonable power metric to guarantee accurate comparison. Apart from that, we also compare the design effort between synchronous and asynchronous implementations.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Nazhandali, L., Minuth, M., Austin, T.: SenseBench: Toward an Accurate Evaluation of Sensor Network Processors. In: ISCA 2006 (2006)

    Google Scholar 

  2. Nazhandali, L., Minuth, M., Zhai, B., Olson, J., Austin, T., Blaauw, D.: A Second-Generation Sensor Network Processor with Application-Driven Memory Optimizations and Out-of-Order Execution. In: ISCA 2005 (2005)

    Google Scholar 

  3. TI, MSP430, http://focus.ti.com

  4. Sparso, J., Furber, S.: Principles of Asynchronous Circuit Design – A System Perspective. Kluwer Academic Publishers, Dordrecht (2002)

    Google Scholar 

  5. Handshake Solution, Phillips: TiDE — Timeless Design Environment, http://www.handshakesolutions.com/products_services/tools/Index.html

  6. Lynch, C., Reilly, F.O.: Processor Choice for Wireless Sensor Networks. In: Proc. of REAlwsn 2005, June 20-21, Stockholm, Sweden (2005)

    Google Scholar 

  7. Moyer, B.: Low Power Design for Embedded Processors. Proc. of IEEE 89(11) (November 2001)

    Google Scholar 

  8. Dobberpuhl, D.: The Design of High Performance Low Power Microprocessor. In: ISLPED 1996 (1996)

    Google Scholar 

  9. Tilak, S., Abu-Ghazaleh, N., Heinzelman, W.: A Taxonomy of Wireless Micro-Sensor Netweok Models. ACM Mobile Computing and Communications Review (MC2R) 6(2) (April 2002)

    Google Scholar 

  10. Tubaishat, M., Madria, S.: Sensor Networks: An Overview. IEEE Potentials (2003)

    Google Scholar 

  11. Peeters, A., Wit, M.: Haste Manual. Handshake Solutions

    Google Scholar 

  12. Bajwa, R.S., Hiraki, M., Kojima, H., Gorny, D.J., Shridhar, A., Seki, K.: Instruction buffering to reduce power in processors for signal processing. IEEE Trans. On VLSI 5(4), 417–423 (1997)

    Article  Google Scholar 

  13. Markovic, D., Stojanovic, V., Nikolic, B., Horowitz, M.A.: Methods for true energy-performance optimization. IEEE Journal of Solid-State Circuits 39(8) (August 2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Nadine Azémard Lars Svensson

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Shang, D. et al. (2007). Asynchronous Functional Coupling for Low Power Sensor Network Processors. In: Azémard, N., Svensson, L. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2007. Lecture Notes in Computer Science, vol 4644. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74442-9_6

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-74442-9_6

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-74441-2

  • Online ISBN: 978-3-540-74442-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics