Skip to main content

An Online EHW Pattern Recognition System Applied to Sonar Spectrum Classification

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4684))

Abstract

An evolvable hardware (EHW) system for high-speed sonar return classification has been proposed. The system demonstrates an average accuracy of 91.4% on a sonar spectrum data set. This is better than a feed-forward neural network and previously proposed EHW architectures. Furthermore, this system is designed for online evolution. Incremental evolution, data buses and high level modules have been utilized in order to make the evolution of the 480 bit-input classifier feasible. The classification has been implemented for a Xilinx XC2VP30 FPGA with a resource utilization of 81% and a classification time of 0.5μs.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Yao, X., Higuchi, T.: Promises and challenges of evolvable hardware. In: Higuchi, T., Iwata, M., Weixin, L. (eds.) ICES 1996. LNCS, vol. 1259, pp. 55–78. Springer, Heidelberg (1997)

    Google Scholar 

  2. Sekanina, L., Ruzicka, R.: Design of the special fast reconfigurable chip using common F PGA. In: IEEE DDECS 2000. Proc. of Design and Diagnostics of Electronic Circuits and Systems, pp. 161–168. IEEE Computer Society Press, Los Alamitos (2000)

    Google Scholar 

  3. Yasunaga, M., et al.: Evolvable sonar spectrum discrimination chip designed by genetic algorithm. In: SMC 1999. Proc. of 1999 IEEE Systems, Man, and Cybernetics Conference, IEEE Computer Society Press, Los Alamitos (1999)

    Google Scholar 

  4. Yasunaga, M., Nakamura, T., Yoshihara, I., Kim, J.: Genetic algorithm-based design methodology for pattern recognition hardware. In: Miller, J.F., Thompson, A., Thompson, P., Fogarty, T.C. (eds.) ICES 2000. LNCS, vol. 1801, pp. 264–273. Springer, Heidelberg (2000)

    Chapter  Google Scholar 

  5. Glette, K., Torresen, J., Yasunaga, M., Yamaguchi, Y.: On-chip evolution using a soft processor core applied to image recognition. In: AHS 2006. Proc. of the First NASA /ESA Conference on Adaptive Hardware and Systems, Los Alamitos, CA, USA, pp. 373–380. IEEE Computer Society Press, Los Alamitos (2006)

    Google Scholar 

  6. Glette, K., Torresen, J., Yasunaga, M.: An online EHW pattern recognition system applied to face image recognition. In: Giacobini, M., et al. (eds.) EvoWorkshops 2007. LNCS, vol. 4448, pp. 271–280. Springer, Heidelberg (2007)

    Google Scholar 

  7. Glette, K., Torresen, J., Yasunaga, M.: Online evolution for a high-speed image recognition system implemented on a Virtex-II Pro FPGA. In: AHS 2007. The Second NASA/ESA Conference on Adaptive Hardware and Systems (accepted, 2007)

    Google Scholar 

  8. Gorman, R.P., Sejnowski, T.J.: Analysis of hidden units in a layered network trained to classify sonar targets. Neural Networks 1(1), 75–89 (1988)

    Article  Google Scholar 

  9. Frieß, T.T., Cristianini, N., Campbell, C.: The Kernel-Adatron algorithm: a fast and simple learning procedure for Support Vector machines. In: Proc. 15th International Conf. on Machine Learning, pp. 188–196. Morgan Kaufmann, San Francisco, CA (1998)

    Google Scholar 

  10. Choi, W.Y., Ahn, D., Pan, S.B., Chung, K.I., Chung, Y., Chung, S.H.: SVM-based speaker verification system for match-on-card and its hardware implementation. Electronics and Telecommunications Research Institute journal 28(3), 320–328 (2006)

    Google Scholar 

  11. Glette, K., Torresen, J.: A flexible on-chip evolution system implemented on a Xilinx Virtex-II Pro device. In: Moreno, J.M., Madrenas, J., Cosp, J. (eds.) ICES 2005. LNCS, vol. 3637, pp. 66–75. Springer, Heidelberg (2005)

    Chapter  Google Scholar 

  12. Goldberg, D.: Genetic Algorithms in search, optimization, and machine learning. Addison Wesley, Reading (1989)

    MATH  Google Scholar 

  13. Yasunaga, M., et al.: Gene finding using evolvable reasoning hardware. In: Tyrrell, A., Haddow, P., Torresen, J. (eds.) ICES 2003. LNCS, vol. 2606, pp. 228–237. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  14. Yasunaga, M., Kim, J.H., Yoshihara, I.: The application of genetic algorithms to the design of reconfigurable reasoning vlsi chips. In: FPGA 2000. Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, New York, NY, USA, pp. 116–125. ACM Press, New York (2000)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Lishan Kang Yong Liu Sanyou Zeng

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Glette, K., Torresen, J., Yasunaga, M. (2007). An Online EHW Pattern Recognition System Applied to Sonar Spectrum Classification. In: Kang, L., Liu, Y., Zeng, S. (eds) Evolvable Systems: From Biology to Hardware. ICES 2007. Lecture Notes in Computer Science, vol 4684. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74626-3_1

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-74626-3_1

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-74625-6

  • Online ISBN: 978-3-540-74626-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics