Abstract
Due to the generic and highly programmable nature, gate-based FPGA provides the ability to implement a wide range of application. However, its small cell and complex interconnection network cause problems of low hardware resource utilization ratio and long interconnection time-delay in compute-intensive information processing field. PMAC (Programmable Multiply-Add Cell) presented in this article ensures high-speed and flexibility by adding much programmability to the multiply-add structure. PMAC array architecture resolves these problems and greatly increases resource utilization ratio and the efficiency of information processing. By establishing PMAC model and simulating, PMAC array is actualized on the VirtexII Pro series XC2VP100 device. By implementing FFT butterfly operation and 4th order FIR on PMAC array, flexibility and correctness of the architecture are proved. The results have also shown to have an average increase of 28.3% in resource utilization ratio and decrease of 15.5% in interconnection time-delay.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. In: ACM/SIGDA 14th international symposium on Field programmable gate arrays, pp. 21–30 (2006)
Gao, H.: Study on Design Techniques of a SRAM-Based Field Programmable Gate Array (in Chinese), pp. 20–26. Xidian University, Xi’an (2005)
Signh, H., et al.: Morphosys: An Integrated Reconfigurable System for Data-Parallel and Communication-Intensive Application. IEEE Transaction on Computers 49(5), 465–481 (2000)
Komuro, T., Ishii, I., Ishikawa, M., Yoshida, A.: A digital vision chip specialized for high-speed target tracking. IEEE Transactions on Electron Devices 50(1), 191–199 (2003)
Galanis, M.D.: A Reconfigurable Coarse-Grain Data-Path for Accelerating Computational Intensive Kernels. Circuits, Systems and Computers 14(9), 887–893 (2005)
Ebeling, C., Cronquist, D.C., Franklin, P.: RaPiD-reconfigurable pipeline datapath. In: The 6th International Workshop in Field-Programmable Logic and applications, pp. 126–135 (1996)
Higuchi, T., Murakawa, M., Iwata, M., Kajitani, I., Wenxin Liu, I., et al.: Evolvable hardware at function level. In: Proceedings of IEEE International Conference on Evolutionary Computation, pp. 187–192 (1997)
Wu, H., Zhang, L.: Design of a novel Reconfigurable Multiplier (in Chinese). Microelectronics & Computer 21(9), 161–163 (2004)
Huang, Z.-j., Zhou, F., Tong, J.-r., et al.: A new FPGA logic block suitable for datapath circuits (in Chinese). Computer Engineering and Design 21(3), 29–34 (2000)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Xie, M., Wang, Y., Wang, L., Zhang, Y. (2007). Design on Operator-Based Reconfigurable Hardware Architecture and Cell Circuit. In: Kang, L., Liu, Y., Zeng, S. (eds) Evolvable Systems: From Biology to Hardware. ICES 2007. Lecture Notes in Computer Science, vol 4684. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74626-3_14
Download citation
DOI: https://doi.org/10.1007/978-3-540-74626-3_14
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74625-6
Online ISBN: 978-3-540-74626-3
eBook Packages: Computer ScienceComputer Science (R0)