Skip to main content

A Sophisticated Architecture for Evolutionary Multiobjective Optimization Utilizing High Performance DSP

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4684))

Abstract

Constructing an evolutionary engine platform in evolvable hardware (EHW) is one of the most important topics, and a sophisticated architecture for the application of adaptive hardware is the key for the platform. In real world, most applications are multi-objective, and it is much necessary to solve the multi-objective problems (MOPs) by implementing evolutionary multi-objective optimization (EMO) in a special hardware platform. At present, there are far fewer attempts concerned with the theme. In this paper, we present an adaptive hardware platform to implement EMO algorithms utilizing high-performance digital signal processor (DSP) device. In this design, we mainly solve the problem of speedup in execution of evolutionary search by using parallel construct to implement such an EMO algorithm on DSP. Experimental results show that our platform works quite well. We still get a speedup of nearly 100 times in the condition that the CPU host frequency is 1810MHz and the hardware clock frequency is 150MHz, which offers an idea that by using a higher frequency DSP, we will get a better speedup, and we may further solve the real-world MOPs in real time.

This work is supported by the National Nature Science Foundation of China through Grant No. 60573170.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Garis, D.H.: CAM-BRAIN: Growing an Artificial Brain with a Million Neural Net Modules Inside a Trillion Cell Cellular Automata Machine. Journal of the Society of Instrument and Control Engineers 33(2) (1994)

    Google Scholar 

  2. Zebulum, R.S., Pacheco, M.A., Vellasco, M.: Evolvable Systems in Hardware Design: Taxonomy, Survey and Applications. In: Proceedings of the First International Conference on Evolvable Systems: From Biology to Hardware, pp. 344–358 (1996)

    Google Scholar 

  3. Tufte, G., Haddow, P.C.: Prototyping a GA Pipeline for complete hardware evolution. In: Proceedings of the First NASA/DoD Conference Workshop on Evolvable Hardware, pp. 18–25 (1999)

    Google Scholar 

  4. Hemmi, H., Shimohara, K.: Development and Evolution of Hardware Behaviors. In: Sanchez, E., Tomassini, M. (eds.) Towards Evolvable Hardware. LNCS, vol. 1062, pp. 250–265. Springer, Heidelberg (1996)

    Google Scholar 

  5. Gwaltney, D.A., Ferguson, M.I.: Intrinsic Hardware Evolution for the Design and Reconfiguration of Analog Speed Controllers for a DC Motor. In: Proceedings of the 2003 NASA/DoD Conference Workshop on Evolvable Hardware, pp. 81–90 (2003)

    Google Scholar 

  6. Stoica, A., Keymeulen, D., Zebulum, R., Thakoor, A., Daud, T., Klimeck, G., Jin, Y., Tawel, R., Duong, V.: Evolution of Analog Circuits on Field Programmable Transistor Arrays. In: Proceedings of the Second NASA/DoD Conference Workshop on Evolvable Hardware, pp. 99–108 (2000)

    Google Scholar 

  7. Jo, G.D., Sheen, M.J., Lee, S.H., Cho, K.R.: A DSP-Based Reconfigurable SDR Platform for 3G Systems. IEICE Transactions on Communications 88(2), 678–686 (2005)

    Article  Google Scholar 

  8. Murakawa, M., Yoshizawa, S., Kajitani, I., Yao, X., Kajihara, N., Iwata, M., Higuchi, T.: The GRD Chip: Genetic Reconfiguration of DSPs for Neural Network Processing. IEEE Transactions on Computers 48(6), 628–639 (1999)

    Article  Google Scholar 

  9. Ferguson, M.I., Stoica, A., Keymeulen, D., Zebulum, R., Duong, V.: An evolvable hardware platform based on DSP and FPTA. In: Proceedings of Genetic and Evolutionary Computation Conference, pp. 145–152 (2002)

    Google Scholar 

  10. Deb, K., Pratap, A., Agarwal, S., Meyarivan, T.: A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE Transactions on Evolutionary Computation 6(2), 182–197 (2002)

    Article  Google Scholar 

  11. Texas Instruments: TMS320C6000 CPU and Instruction Set Reference Guide. Literature Number: SPRU189F (2000)

    Google Scholar 

  12. Texas Instruments: TMS320C621x/C671x DSP Two-Level Internal Memory Reference Guide. Literature Number: SPRU609A (2003)

    Google Scholar 

  13. Texas Instruments: TMS320C6000 Programmer’s Guide. Literature Number: SPRU198G (2002)

    Google Scholar 

  14. Coddington, P.D.: Random Number Generators for Parallel Computers. NHSE Review 1(2) (1997)

    Google Scholar 

  15. Zitzler, E., Deb, K., Thiele, L.: Comparison of Multiobjective Evolutionary Algorithms: Empirical Results. Evolutionary Computation 8(2), 173–195 (2000)

    Article  Google Scholar 

  16. Deb, K., Agrawal, R.B.: Simulated Binary Crossover for Continuous Search Space. Complex Systems 9(2), 115–148 (1995)

    MATH  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Lishan Kang Yong Liu Sanyou Zeng

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Li, Q., He, J. (2007). A Sophisticated Architecture for Evolutionary Multiobjective Optimization Utilizing High Performance DSP. In: Kang, L., Liu, Y., Zeng, S. (eds) Evolvable Systems: From Biology to Hardware. ICES 2007. Lecture Notes in Computer Science, vol 4684. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74626-3_39

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-74626-3_39

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-74625-6

  • Online ISBN: 978-3-540-74626-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics