Abstract
The approach for design of four way set associative multilevel CMOS cache memory is discussed here. The cache hierarchy, organization and cache structure has been discussed. Apart from these the two levels i.e. level 1 & level 2 of cache memory design approach are discussed. The type of cache memory organization to be used is the major part design. The approach for the design of CMOS cache memory uses set associative mapping over the other cache organization as set associative mapping uses several direct-mapped caches which is referred as set. This four way set associative cache memory can be used for VLSI systems in computer and wireless communication systems.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Kuo, J.B., et al.: Low-Voltage CMOS VLSI Circuits. John Wiley, New York (1999)
Lin, P.-F.: A 0.8-V 128Kb Four-Way Set-Associative Two-Level CMOS Cache Memory Using Two-Stage Wordline/Bitline-oriented Tag-Compare (WLOTC/BLOTC) Scheme. IEEE Journal Of Solid-State Circuits 37(10) (October 2002)
Mizuno, H.: A 1-V, 100-MHz, 10-mW Cache Using a Separated Bit-Line Memory Hierarchy Architecture and Domino Tag Comparators. IEEE Journal Of Solid-State Circuits 31(11) (1996)
Kuo, J.B.: A 1-V 128-Kb Four-Way Set-Associate CMOS Cache Memory Using Wordline-Oriented Tag-Compare (WLOTC) Structure with the Content-Addressable-Memory (CAM) 10-Transistor Tag Cell. IEEE Journal Of Solid-State Circuits 36(04) (2001)
Sirisantana, N., Wei, L., Roy, K.: School of Electrical and Computer Engineering, Purdue University *Intel Corp., Hillsboro. In: The Proceedings of the 2000 IEEE International Conference on Computer Design (2000)
kadota, H., et al.: An 8-Kb content addressable and reentrant memory. IEEE Journal Of Solid-State Circuits SC20, 951–957 (1985)
Godsel, et al.: A content addressable memory management unit with on chip data cache. IEEE Journal Of Solid-State Circuits 24, 592–596 (1989)
Jouppi, N.P., Wilton, S.J.E.: Tradeoffs in Two-Level On-Chip Caching. Research Report
Tanner tools manual, Tanner research INC, USA
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Palsodkar, P., Deshmukh, A., Bajaj, P., Keskar, A.G. (2007). An Approach for Four Way Set Associative Multilevel CMOS Cache Memory. In: Apolloni, B., Howlett, R.J., Jain, L. (eds) Knowledge-Based Intelligent Information and Engineering Systems. KES 2007. Lecture Notes in Computer Science(), vol 4692. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74819-9_91
Download citation
DOI: https://doi.org/10.1007/978-3-540-74819-9_91
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74817-5
Online ISBN: 978-3-540-74819-9
eBook Packages: Computer ScienceComputer Science (R0)