Skip to main content

Performance Impact of Resource Conflicts on Chip Multi-processor Servers

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4699))

Abstract

Chip Multi-Processors (CMPs) are becoming mainstream microprocessors for High Performance Computing and commercial business applications as well. Multiple CPU cores on CMPs allow multiple software threads executing on the same chip at the same time. Thus they promise to deliver higher capacity of computations performed per chip in a given time interval. However, resource sharing among the threads executing on the same chip can cause conflicts and lead to performance degradation. Thus, in order to obtain high performance and scalability on CMP servers, it is crucial to first understand the performance impact that the resource conflicts have on the target applications. In this paper, we evaluate the performance impact of the resource conflicts on an example high-end CMP server, Sun Fire E25K, using a standard OpenMP benchmark suite, SPEC OMPL.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. AMD Multi-Core: Introducing x86 Multi-Core Technology & Dual-Core Processors (2005), http://multicore.amd.com/

  2. Chaudhry, S., Caprioli, P., Yip, S., Tremblay, M.: High-Performance Throughput Computing, IEEE Micro (May-June 2005)

    Google Scholar 

  3. Intel Dual-Core Server Processor, http://www.intel.com/business/bss/products/server/dual-core.htm

  4. Intel Hyperthreading Technology, http://www.intel.com/technology/hyperthread/index.htm

  5. Kalla, R., Sinharoy, B., Tendler, J.: IBM POWER5 chip: a dual core multithreaded processor, IEEE Micro (March-April 2004)

    Google Scholar 

  6. Li, Y., Brooks, D., Hu, Z., Shadron, K.: Performance, Energy, and Thermal Considerations for SMT and CMP Architectures. In: 11th International Symposium on High-Performance Computer Architecture (2005)

    Google Scholar 

  7. Li, Z.: Optimal Skewed Tiling for Cache Locality Enhancement. In: International Parallel and Distributed Processing Symposium (IPDPS’03) (2003)

    Google Scholar 

  8. Olukotun, K., et al.: The Case for a single Chip-Multiprocessor. In: International Conference on Architectural Support for Programming Languages and Operating Systems (1996)

    Google Scholar 

  9. OpenMP Architecture Review Board, http://www.openmp.org

  10. Solaris 10 Operating System, http://www.sun.com/software/solaris

  11. The SPEC OMP benchmark suite, http://www.spec.org/omp

  12. Sun Fire E25K server, http://www.sun.com/servers/highend/sunfire_e25k/index.xml

  13. Sun Studio 10 Software, http://www.sun.com/software/products/studio/index.html

  14. Sun UltraSPARC T1 microprocessor, http://www.sun.com/processors/UltraSPARC-T1

  15. Tullsen, D., Eggers, S., Levy, H.: Simultaneous MultiThreading: Maximizing On-Chip Parallelism. In: International Symposium on Computer Architecture (1995)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Bo Kågström Erik Elmroth Jack Dongarra Jerzy Waśniewski

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lee, M., Ryu, Y., Hong, S., Lee, C. (2007). Performance Impact of Resource Conflicts on Chip Multi-processor Servers. In: Kågström, B., Elmroth, E., Dongarra, J., Waśniewski, J. (eds) Applied Parallel Computing. State of the Art in Scientific Computing. PARA 2006. Lecture Notes in Computer Science, vol 4699. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-75755-9_134

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-75755-9_134

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-75754-2

  • Online ISBN: 978-3-540-75755-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics