Abstract
Due to increasing complexity of modern real-time image processing applications, classical hardware development at register transfer level becomes more and more the bottleneck of technological progress. Modeling those applications by help of multi-dimensional data flow and providing efficient means for their synthesis in hardware is one possibility to alleviate the situation. The key element of such descriptions is a multi-dimensional FIFO whose hardware synthesis shall be investigated in this paper. In particular, it considers the occurring out-of-order communication and proposes an architecture which is able to handle both address generation and flow control in an efficient manner. The resulting implementation allows reading and writing one pixel per clock cycle with an operation frequency of up to 300 MHz. This is even sufficient to process very huge images occurring in the domain of digital cinema in real-time.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
ISO/IEC JTC1/SC29/WG1: JPEG 2000 Part I Final Committee Draft Version 1.0, N1646R (March 2002)
Lee, E.A., Parks, T.M.: Dataflow Process Networks. Proceedings of the IEEE 83(5), 773–801 (1995)
Kahn, G.: The semantics of a simple language for parallel programming. In: Proceedings of IFIP Congress 74, Stockholm, Sweden, pp. 471–475 (August 1974)
Keinert, J., Haubelt, C., Teich, J.: Modeling and analysis of windowed synchronous algorithms. In: ICASSP2006, vol. III, pp. 892–895 (2006)
Keinert, J., Haubelt, C., Teich, J.: Simulative buffer analysis of local image processing algorithms described by windowed synchronous data flow. In: IC-SAMOS, pp. 161–168 (July 2007)
Keinert, J., et al.: Actor-oriented modeling and simulation of sliding window image processing algorithms. In: Proceedings of the 2007 IEEE/ACM/IFIP Workshop of Embedded Systems for Real-Time Multimedia (ESTIMEDIA 2007), pp. 113–118 (2007)
Ko, D.I.: System Synthesis for Image Processing Applications. PhD thesis, University of Maryland (2006)
Draper, B., et al.: Compiling and optimizing image processing algorithms for FPGAs. In: Proceedings of Fifth IEEE International Workshop on Computer Architectures for Machine Perception, pp. 222–231(September 11–13, 2000)
Norell, H., Lawal, N., O’Nils, M.: Automatic generation of spatial and temporal memory architectures for embedded video processing systems. EURASIP Journal on Embedded Systems 2007, pages 10 (2007)
Miranda, M., et al.: ADOPT: Efficient hardware address generation in distributed memory architectures. In: ISSS 1996: Proceedings of the 9th international symposium on System synthesis, p. 20 (1996)
Ziegler, H.E., Hall, M.W., Diniz, P.C.: Compiler-generated communication for pipelined fpga applications. In: DAC 2003: Proceedings of the 40th conference on Design automation, pp. 610–615. ACM Press, New York (2003)
Zissulescu, C., Turjan, A., Kienhuis, B., Deprettere, E.: Solving out of order communication using CAM memory; an implementation. In: 13th Annual Workshop on Circuits, Systems and Signal Processing (ProRISC 2002) (2002)
Zissulescu, C., Kienhuis, B., Deprettere, E.: Communication synthesis in a multiprocessor environment. In: International Conference on Field Programmable Logic and Applications, pp. 360–365 (August 2005)
Feautrier, P.: Parametric integer programming. Operationnelle/Operations Research 22(3), 243–268 (1988)
Xilinx: CORE Generator, http://www.xilinx.com/
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Keinert, J., Haubelt, C., Teich, J. (2008). Synthesis of Multi-dimensional High-Speed FIFOs for Out-of-Order Communication. In: Brinkschulte, U., Ungerer, T., Hochberger, C., Spallek, R.G. (eds) Architecture of Computing Systems – ARCS 2008. ARCS 2008. Lecture Notes in Computer Science, vol 4934. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-78153-0_11
Download citation
DOI: https://doi.org/10.1007/978-3-540-78153-0_11
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-78152-3
Online ISBN: 978-3-540-78153-0
eBook Packages: Computer ScienceComputer Science (R0)