

Commenced Publication in 1973

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Alfred Kobsa

University of California, Irvine, CA, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

University of Dortmund, Germany

Madhu Sudan

Massachusetts Institute of Technology, MA, USA

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Gerhard Weikum

Max-Planck Institute of Computer Science, Saarbruecken, Germany

Luc Bougé Martti Forsell
Jesper Larsson Träff Achim Streit
Wolfgang Ziegler Michael Alexander
Stephen Childs (Eds.)

Euro-Par 2007 Workshops Parallel Processing

HPPC 2007, UNICORE Summit 2007, and VHPC 2007
Rennes, France, August 28-31, 2007
Revised Selected Papers

Volume Editors

Luc Bougé
IRISA/ENS Cachan, Rennes, France
E-mail: luc.bouge@bretagne.ens-cachan.fr

Martti Forsell
VTT Technical Research Center of Finland, Oulu
E-mail: martti.forsell@vtt.fi

Jesper Larsson Träff
NEC Laboratories Europe, Sankt Augustin, Germany
E-mail: traff@it.neclab.eu

Achim Streit
Jülich Supercomputing Centre (JSC), Germany
E-mail: a.streit@fz-juelich.de

Wolfgang Ziegler
Fraunhofer Institute SCAI, Sankt Augustin, Germany
E-mail: wolfgang.ziegler@scai.fraunhofer.de

Michael Alexander
Wirtschaftsuniversität Wien, Austria
E-mail: malexand@wu-wien.ac.at

Stephen Childs
Trinity College Dublin, Ireland
E-mail: stephen.childs@cs.tcd.ie

Library of Congress Control Number: 2008921917

CR Subject Classification (1998): C.1-4, D.1-4, F.1-3, G.1-2, H.2

LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

ISSN	0302-9743
ISBN-10	3-540-78472-1 Springer Berlin Heidelberg New York
ISBN-13	978-3-540-78472-2 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

Springer is a part of Springer Science+Business Media
springer.com

© Springer-Verlag Berlin Heidelberg 2008
Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India
Printed on acid-free paper SPIN: 12236053 06/3180 5 4 3 2 1 0

Preface

Parallel and distributed processing, although within the focus of computer science research for a long time, is gaining more and more importance in a wide spectrum of applications. These proceedings aim to demonstrate the use of parallel and distributed processing concepts in different application fields, and attempt to spark interest in novel research directions to advance the embracing model of high-performance computing research in general.

The objective of these workshops is to specifically address researchers coming from university, industry and governmental research organizations and application-oriented companies, in order to close the gap between purely scientific research and the applicability of the research ideas to real-life problems.

Euro-Par is an annual series of international conferences dedicated to the promotion and advancement of all aspects of parallel and distributed computing. The 2007 event was the 13th issue of the conference. Euro-Par has for a long time been eager to attract colocated events sharing the same goal of promoting the development of parallel and distributed computing, both as an industrial technique and an academic discipline, extending the frontier of both the state of the art and the state of the practice. Since 2006, Euro-Par offers researchers the chance to colocate advanced technical workshops back-to-back with the main conference. This is for a mutual benefit: the workshops can take advantage of all technical and social facilities which are set up for the conference, so that the organizational tasks are kept to a minimal level; the conference can rely on workshops to experiment with specific areas of research which are not yet mature enough, or too specific, to lead to an official, full-fledged topic at the conference.

The 2006 experience was quite successful, and was extended to a larger size in 2007, where five events were colocated with the main Euro-Par Conference:

CoreGRID Symposium is the major annual event of the CoreGRID European Research Network on Foundations, Software Infrastructures and Applications for large-scale distributed, Grid and peer-to-peer technologies. It is also an opportunity for a number of CoreGRID Working Groups to organize their regular meetings. The proceedings have been published in a specific volume of the Springer CoreGRID series *Towards Next Generation Grids*, edited by Thierry Priol and Marco Vanneschi.

GECON 2007 is the Fourth International Workshop on Grid Economic and Business Model. Euro-Par was eager to attract an event about this very important aspect of grid computing, which has often been overlooked by scientific researchers of the field. This very successful workshop was organized by Jörn Altmann and Daniel J. Veit. Its proceedings are published in a separate volume of Springer's *Lecture Notes in Computer Science* series, number 4685.

HPPC 2007 is the First Workshop on Highly Parallel Processing on a Chip.

With a number of both general and special purpose multi-core processors already on the market, it is foreseeable that new designs with a substantial number of processing cores will emerge to meet demands for extremely high performance, dependability, and controllable power consumption in mobile and embedded devices, and in response to the convergence of communication, media and compute devices. This workshop was a unique opportunity for the Euro-Par community to get acquainted with this new and hot field of research.

UNICORE Summit 2007 aimed to bring together researchers and practitioners working with UNICORE in the areas of grid and distributed computing, to exchange and share their experiences, new ideas, and latest research results on all aspects of UNICORE. The UNICORE grid technology provides a seamless, secure, and intuitive access to distributed grid resources. This was the third meeting of the UNICORE community, after a meeting in Sophia-Antipolis, France, in 2005, and a colocated meeting at Euro-Par 2006 in Dresden, Germany, in 2006.

VHPC 2007 is the Workshop on Virtualization/Xen in High-Performance Cluster and Grid Computing. Virtual machine monitors (VMMs) are now integrated with a variety of operating systems and are moving out of research labs into scientific, educational and operational usage. This workshop aimed to bring together researchers and practitioners active in exploring the application of virtualization in distributed and high-performance cluster and grid computing environments. This was a unique opportunity for the Euro-Par community to make connections with this very active research domain.

The reader will find in this volume the proceedings of the last three events.

Hosting Euro-Par 2007 and these colocated events in Rennes would not have been possible without the support and the help of different institutions and numerous people.

Although we are thankful to many more people, we are particularly grateful to Édith Blin: she put a huge amount of work in the organization of the conference, always combining efficiency and enthusiasm, smoothing consistently the whole process of organizing the conference.

We are obviously most thankful to the workshop organizers: Martti Forsell and Jesper Larsson Träff for HPPC 2007; Achim Streit and Wolfgang Ziegler for UNICORE Summit 2007; and Michael Alexander and Stephen Childs for VHPC 2007. It has been a pleasure to collaborate with them on this project. We definitely thank them for their interest in our proposal and their trust and availability along the entire preparation process.

Euro-Par 2007 was hosted on the University Campus and we would like to thank the Department of Computer Science (IFSIC) of the University of Rennes 1 for the support and infrastructure. We gratefully acknowledge the great financial and organizational support of INRIA and IRISA as well as the support of our institutional sponsors the University of Rennes 1, the Regional

Council, Rennes Métropole, the local council, the Métivier Foundation, the *Pôle de compétitivité Images & Réseaux* and the city of Rennes.

Finally, we are grateful to Springer for agreeing to publish the proceedings of these three workshops in a specific volume of its *Lecture Notes in Computer Science* series. We are definitely eager to pursue this collaboration.

It has been a great pleasure to work together on this project in Rennes. We hope that the current proceedings are beneficial for sustainable growth and awareness of parallel and distributed computing concepts in future applications.

November 2007

Luc Bougé
Martti Forsell
Jesper Larsson Träff
Achim Streit
Wolfgang Ziegler
Michael Alexander
Stephen Childs

Organization

Euro-Par Steering Committee

Chair

Christian Lengauer	University of Passau, Germany
--------------------	-------------------------------

Vice-Chair

Luc Bougé	ENS Cachan, France
-----------	--------------------

European Representatives

José Cunha	New University of Lisbon, Portugal
Marco Danelutto	University of Pisa, Italy
Rainer Feldmann	University of Paderborn, Germany
Christos Kaklamanis	Computer Technology Institute, Greece
Paul Kelly	Imperial College, UK
Harald Kosch	University of Passau, Germany
Thomas Ludwig	University of Heidelberg, Germany
Emilio Luque	Universitat Autònoma de Barcelona, Spain
Luc Moreau	University of Southampton, UK
Wolfgang E. Nagel	Technische Universität Dresden, Germany
Rizos Sakellariou	University of Manchester, UK

Non-European Representatives

Jack Dongarra	University of Tennessee at Knoxville, USA
Shinji Tomita	Kyoto University, Japan

Honorary Members

Ron Perrott	Queen's University Belfast, UK
Karl Dieter Reinartz	University of Erlangen-Nuremberg, Germany

Observers

Anne-Marie Kermarrec	IRISA/INRIA, Rennes, France
Domingo Benítez	University of Las Palmas, Gran Canaria, Spain

Euro-Par 2007 Local Organization

Euro-Par 2007 was organized by the IRISA/INRIA research laboratory in Rennes.

Conference Chairs

Anne-Marie Kermarrec

Luc Bougé

Thierry Priol

IRISA/INRIA

IRISA/ENS Cachan

IRISA/INRIA

General Organization

Édith Blin

IRISA/INRIA

Technical Support

Étienne Rivière, Yann Busnel

Publicity

Gabriel Antoniu

Proceedings

Marin Bertier

Secretariat

Patricia Houée-Barbedet, Violaine Tygréat

CoreGRID Coordination

Paävi Palosaari, Olivia Vasselin

Euro-Par 2007 Workshop Program Committees

Workshop on Highly Parallel Processing on a Chip (HPPC)

Program Chairs

Martti Forsell	VTT, Finland
Jesper Larsson Träff	NEC Laboratories Europe, Germany

Program Committee

Gianfranco Bilardi	University of Padova, Italy
Taisuke Boku	University of Tsukuba, Japan
Martti Forsell	VTT, Finland
Jim Held	Intel, USA
Peter Hofstee	IBM, USA
Ben Juurlink	Technical University of Delft, The Netherlands
Darren Kerbyson	Los Alamos National Laboratory, USA
Lasse Natvig	NTNU, Norway
Kunle Olukotun	Stanford University, USA
Wolfgang Paul	Saarland University, Germany
Andrea Pietracaprina	University of Padova, Italy
Alex Ramirez	Technical University of Catalonia and Barcelona Supercomputing Center, Spain
Peter Sanders	University of Karlsruhe, Germany
Thomas Sterling	Caltech and Louisiana State University, USA
Jesper Larsson Träff	NEC Laboratories Europe, Germany
Uzi Vishkin	University of Maryland, USA

UNICORE Summit

Program Chairs

Achim Streit	Jülich Supercomputing Centre, Forschungszentrum Jülich, Germany
Wolfgang Ziegler	Fraunhofer Gesellschaft SCAI, Germany

Program Committee

Agnès Ansari	CNRS-IDRIS, France
Rosa Badia	Barcelona Supercomputing Center, Spain
Thomas Fahringer	University of Innsbruck, Austria
Donal Fellows	University of Manchester, UK
Anton Frank	LRZ Munich, Germany
Edgar Gabriel	University of Houston, USA
Alfred Geiger	T-Systems Sfr, Germany

Odej Kao	Technical University of Berlin, Germany
Paolo Malfetti	CINECA, Italy
Ralf Ratering	Intel GmbH, Germany
Johannes Reetz	Max-Planck-Institut für Plasmaphysik, RZG, Germany
Mathilde Romberg	University of Ulster, UK
Bernd Schuller	Forschungszentrum Juelich, Germany
David Snelling	Fujitsu Laboratories of Europe, UK
Stefan Wesner	University of Stuttgart, HLRS, Germany
Ramin Yahyapour	University of Dortmund, Germany

Additional Reviewers

Sven van den Berghe
Morris Riedel

Workshops on Virtualization/XEN in HPC Cluster and Grid Computing Environments

Program Chairs

Michael Alexander	WU Vienna, Austria
Stephen Childs	Trinity College, Dublin, Ireland

Program Committee

Jussara Almeida	Federal University of Minas Gerais, Brazil
Padmashree Apparao	Intel Corp., USA
Hassan Barada	Etisalat University College, UAE
Volker Buege	University of Karlsruhe, Germany
Simon Crosby	Xensource, UK
Peter Dinda	Northwestern University, USA
Marc Fiuczynski	Princeton University, USA
Rob Gardner	HP Labs, USA
William Gardner	University of Guelph, Canada
Marcus Hardt	Forschungszentrum Karlsruhe, Germany
Klaus Ita	WU Vienna, Germany
Sverre Jarp	CERN, Switzerland
Krishna Kant	Intel Corporation, USA
Yves Kemp	University of Karlsruhe, Germany
Naoya Maruyama	Tokyo Institute of Technology, Japan
Jean-Marc Menaud	EMN-INRIA, France
José E. Moreira	IBM T.J. Watson Research Center, USA

Sonja Sewera	WU Vienna, Austria
Dan Stanzione	Arizona State University, USA
Peter Strazdins	Australian National University, Australia
Franco Travostino	Nortel, Canada
Andreas Unterkircher	CERN, Switzerland
Geoffroy Vallée	Oak Ridge National Laboratory, USA
Dongyan Xu	Purdue University, USA

Table of Contents

HPPC 2007: Workshop on Highly Parallel Processing on a Chip

HPPC 2007: Workshop on Highly Parallel Processing on a Chip (Foreword)	3
<i>Martti Forsell and Jesper Larsson Träff</i>	
Toward Realizing a PRAM-on-a-Chip Vision (Abstract)	5
<i>Uzi Vishkin</i>	
Societies of Cores and Their Computing Culture (Abstract)	7
<i>Thomas Sterling</i>	
Hardware Transactional Memory with Operating System Support, HTMOS	8
<i>Sasa Tomic, Adrian Cristal, Osman Unsal, and Mateo Valero</i>	
Auto-parallelisation of Sieve C++ Programs	18
<i>Alastair Donaldson, Colin Riley, Anton Lokhmotov, and Andrew Cook</i>	
Adaptive L2 Cache for Chip Multiprocessors	28
<i>Domingo Benítez, Juan C. Moure, Dolores I. Rexachs, and Emilio Luque</i>	
On-Chip COMA Cache-Coherence Protocol for Microgrids of Microthreaded Cores	38
<i>Li Zhang and Chris Jesshope</i>	
Parallelization of Bulk Operations for STL Dictionaries	49
<i>Leonor Frias and Johannes Singler</i>	

UNICORE Summit 2007

UNICORE Summit 2007 (Foreword)	61
<i>Achim Streit and Wolfgang Ziegler</i>	
A Black-Box Approach to Performance Analysis of Grid Middleware ...	62
<i>Per Alexius, B. Maryam Elahi, Fredrik Hedman, Phillip Mucci, Gilbert Netzer, and Zeeshan Ali Shah</i>	
UNICORE/w3	72
<i>R. Munday and B. Hagemeyer</i>	

Chemomomentum - UNICORE 6 Based Infrastructure for Complex Applications in Science and Technology	82
<i>Bernd Schuller, Bastian Demuth, Hartmut Mix, Katharina Rasch, Mathilde Romberg, Sulev Sild, Uko Maran, Piotr Bala, Enrico del Grosso, Mosé Casalegno, Nadège Piclin, Marco Pintore, Wibke Sudholt, and Kim K. Baldrige</i>	
Flexible Streaming Infrastructure for UNICORE	94
<i>Krzysztof Benedyczak, Aleksander Nowiński, and Piotr Bala</i>	
Extending UNICORE 5 Authentication Model by Supporting Proxy Certificate Profile Extensions	104
<i>Katerina Stamou, Fredrik Hedman, and Anthony Iliopoulos</i>	
Using SAML-Based VOMS for Authorization within Web Services-Based UNICORE Grids	112
<i>Valerio Venturi, Morris Riedel, Shiraz Memon, Shahbaz Memon, Federico Stagni, Bernd Schuller, Daniel Mallmann, Bastian Tweddell, Alberto Gianoli, Sven van den Berghe, David Snelling, and Achim Streit</i>	
Attributes and VOs: Extending the UNICORE Authorisation Capabilities	121
<i>Arash Faroughi, Roozbeh Faroughi, Philipp Wieder, and Wolfgang Ziegler</i>	
A Business-Oriented Grid Workflow Management System	131
<i>Luca Clementi, Claudio Cacciari, Maurizio Melato, Roger Menday, and Björn Hagemeier</i>	
VHPC 2007: Workshop on Virtualization/Xen in High-Performance Cluster and Grid Computing	
VHPC 2007: Workshop on Virtualization/Xen in High-Performance Cluster and Grid Computing (Foreword)	143
<i>Michael Alexander and Stephen Childs</i>	
Virtualization Techniques in Network Emulation Systems	144
<i>Roberto Canonico, Pasquale Di Gennaro, Vittorio Manetti, and Giorgio Ventre</i>	
SOA Based Control Plane for Virtual Clusters	154
<i>Paolo Anedda, Simone Manca, Massimo Gaggero, and Gianluigi Zanetti</i>	
Grid Virtual Laboratory Architecture	164
<i>Eduardo Grosclaude, Francisco López Luro, and Mario Leandro Bertogna</i>	

Information Service of Virtual Machine Pool for Grid Computing	174
<i>Marcel Kunze and Lizhe Wang</i>	
Virtual Cluster Management with Xen	185
<i>Nikhil Bhatia and Jeffrey S. Vetter</i>	
Deploying and Managing Xen Sites with XSM	195
<i>Felipe Franciosi, Jean Paulo Orengo, Mauro Storch, Felipe Grazziotin, Tiago Ferreto, and César De Rose</i>	
Xen Management with SmartFrog: On-Demand Supply of Heterogeneous, Synchronized Execution Environments	205
<i>Xavier Gréhant, Olivier Pernet, Sverre Jarp, Isabelle Demeure, and Peter Toft</i>	
Integrating Xen with the Quattor Fabric Management System	214
<i>Stephen Childs and Brian Coghlan</i>	
Getting 10 Gb/s from Xen: Safe and Fast Device Access from Unprivileged Domains	224
<i>Kieran Mansley, Greg Law, David Riddoch, Guido Barzini, Neil Turton, and Steven Pope</i>	
Author Index	235