Abstract
Loops are an important source of optimization. In this paper, we address such optimizations for those cases when loops contain kernels mapped on reconfigurable fabric. We assume the Molen machine organization and Molen programming paradigm as our framework. The proposed algorithm computes the optimal unroll factor u for a loop that contains a hardware kernel K such that u instances of K run in parallel on the reconfigurable hardware, and the targeted balance between performance and resource usage is achieved. The parameters of the algorithm consist of profiling information about the execution times for running K in both hardware and software, the memory transfers and the utilized area. In the experimental part, we illustrate this method by applying it to a loop nest from a real-life application (MPEG2), containing the DCT kernel.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Vassiliadis, S., Wong, S., Gaydadjiev, G.N., Bertels, K., Kuzmanov, G., Panainte, E.M.: The MOLEN Polymorphic Processor. IEEE Transactions on Computers, 1363–1375, (October 2004)
Panainte, E.M., Bertels, K., Vassiliadis, S.: The PowerPC Backend Molen Compiler. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 434–443. Springer, Heidelberg (2004)
Yankova, Y.D., Kuzmanov, G., Bertels, K., Gaydadjiev, G., Lu, J., Vassiliadis, S.: DWARV: DelftWorkbench Automated Reconfigurable VHDL Generator. In: The 17th International Conference on Field Programmable Logic and Applications (FPL 2007) (August 2007), pp. 697–701 (2007)
Guo, Z., Buyukkurt, B., Najjar, W., Vissers, K.: Optimized Generation of data-path from C codes for FPGAs. In: DATE 2005: Proceedings of the conference on Design, Automation and Test in Europe (March 2005), pp. 112–117 (2005)
Gupta, S., Dutt, N., Gupta, R., Nicolau, A.: Loop shifting and compaction for the high-level synthesis of designs with complex control flow. In: DATE 2004: Proceedings of the conference on Design, Automation and Test in Europe (February 2004), pp. 114–119 (2004)
Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling. In: DATE 2003: Proceedings of the conference on Design, Automation and Test in Europe (March 2003), pp. 296–301 (2003)
Cardoso, J.M.P., Diniz, P.C.: Modeling loop unrolling: approaches and open issues. In: Pimentel, A.D., Vassiliadis, S. (eds.) SAMOS 2004. LNCS, vol. 3133, pp. 224–233. Springer, Heidelberg (2004)
Weinhardt, M., Luk, W.: Pipeline vectorization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 234–248 (February 2001)
Liao, J., Wong, W.F., Mitra, T.: A model for hardware realization of kernel loops. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 334–344. Springer, Heidelberg (2003)
Banerjee, S., Bozorgzadeh, E., Dutt, N.: PARLGRAN: parallelism granularity selection for scheduling task chains on dynamically reconfigurable architectures. In: ASP-DAC 2006: Proceedings of the 2006 conference on Asia South Pacific design automation (January 2006), pp. 491–496 (2006)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Dragomir, O.S., Moscu-Panainte, E., Bertels, K., Wong, S. (2008). Optimal Unroll Factor for Reconfigurable Architectures. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2008. Lecture Notes in Computer Science, vol 4943. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-78610-8_4
Download citation
DOI: https://doi.org/10.1007/978-3-540-78610-8_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-78609-2
Online ISBN: 978-3-540-78610-8
eBook Packages: Computer ScienceComputer Science (R0)