Abstract
This paper presents an innovative multimedia reconfigurable accelerator for mobile systems associated to a programming model and a compiler flow. The architecture implements a flexible memory subsystem based on software controlled scratchpad shared memory banks. The main concern of the paper is shared memory management as it is a dominant factor in current designs and influences the performance of embedded systems as well as their energy consumption. An embedded shared-memory programming model is presented that abstracts the details of the hardware architecture but yet exposing parallelism to the user. It is open and user friendly while the hardware can execute complex data feeding on heavily pipelined datapath for compute intensive kernels. The architecture has been designed, and synthesized for 65nm technology for an operating frequency of 200MHz.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Rau, B.R.: Iterative modulo scheduling: An algorithm for software pipelining loops. In: MICRO 27: Proceedings of the 27th annual international symposium on Microarchitecture, pp. 63–74. ACM, New York (1994)
Sykora, M., Pavoni, D., Cambonie, J., Costa, R., Reghizzi, S.C.: Hierarchical cluster assignment for coarse grained reconfigurable coprocessor. In: Proceedings of RAW 2007, (August (2007)
Johnson, R.E., Brant, J., Foote, B., Roberts, D.: Wrappers to the rescue. In: Jul, E. (ed.) ECOOP 1998. LNCS, vol. 1445, Springer, Heidelberg (1998)
Dutta, H., Hannig, F., Kupriyanov, A., Kissler, D., Teich, J., Schaffer, R., Siegel, S., Merker, R., Pottier, B.: Massively Parallel Processor Architectures: A Co-design Approach. In: Proceedings of the 3rd International Workshop on Reconfigurable Communication Centric System-on-Chips (ReCoSoC), Montpellier, France (June 2007)
J.K., et al.: Introduction to the cell multiprocessor. IBM J. Research and Development, 589–604 (September 2005)
Mei, B., Vernalde, S., Verkest, D., Lauwereins, R.: Design methodology for a tightly coupled vliw/reconfigurable matrix architecture: A case study. In: Proceedings of the Conference on Design, Automation and Test in Europe, February 16 - 20, 2004, vol. 2, p. 21224. IEEE Computer Society, Washington (2004)
Labonte, F., Mattson, P., Buck, I., Kozyrakis, C., Horowitz, M.: The stream virtual machine. In: PACT (September 2004)
Meeuwsen, M., Yu, Z., Baas, B.: A shared memory module for asynchronous arrays of processors. EURASIP Journal on Embedded Systems, 2007, Article ID 86273, 13 pages (2007)
Avissar, O., Barua, R., Stewart, D.: Heterogeneous memory management for embedded systems. In: Proceedings of the ACM 2nd International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES) (November 2001)
Banakar, R., Steinke, S., Lee, B.S., Balakrishnan, M., Marwedel, P.: Scratchpad memory: A design alternative for cache on-chip memory in embedded systems. In: Tenth International Symposium on Hardware/Software Codesign (CODES), Estes Park, May 6-8, 2002, ACM Press, New York (2002)
Udayakumaran, S., Dominguez, A., Barua, R.: Dynamic allocation for scratch-pad memory using compile-time decisions. The ACM Transactions on Embedded Computing Systems (TECS) 5(2) (to appear, 2006)
Kandemir, M., Ramanujam, J., Irwin, M.J., Vijaykrishnan, N.I., Parikh, A.: Dynamic management of scratch-pad memory space. In: Design Automation Conference, pp. 690–695 (2001)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yazdani, S., Cambonie, J., Pottier, B. (2008). Programming Reconfigurable Decoupled Application Control Accelerator for Mobile Systems. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2008. Lecture Notes in Computer Science, vol 4943. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-78610-8_5
Download citation
DOI: https://doi.org/10.1007/978-3-540-78610-8_5
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-78609-2
Online ISBN: 978-3-540-78610-8
eBook Packages: Computer ScienceComputer Science (R0)