Skip to main content

coreBIST: A Cellular Automata Based Core for Self Testing System-on-Chips

  • Conference paper
  • 1614 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5191))

Abstract

In this paper, a cellular automata based Built-in self-test (BIST) core design for a self testing System-on-Chip (SoC) is proposed. The objective of the core is to generate pseudo-random test patterns that are injected into the various IP cores within an SoC. The corresponding output patterns are compacted and analyzed for correctness, during the test mode of the SoC. The BIST core was tested on some synthetic SoCs built by integrating ISCAS 85 benchmark circuits. Considerable reduction in the total test time and area is noticed, compared to the corresponding non-BISTEDed SoCs.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Bergamaschi, R.A., Cohn, J.: The A to Z of SoCs. In: International Conference on Computer-aided design. IEEE/ACM, San Jose (2002)

    Google Scholar 

  2. Stroud, E.C.: A Designer’s Guide to Built-In Self-Test. Kluwer Academic Publishers, Dordrecht (2002)

    Google Scholar 

  3. Kim, H.S., Kang, S.: Increasing Encoding Efficiency of LFSR Reseeding-Based Test Compression. IEEE Trans. on CAD of Integrated Circuits and Systems 25(5) (May 2006)

    Google Scholar 

  4. Wang, Z., Chakrabarty, K., Wang, S.: SoC Testing Using LFSR Reseeding, and Scan-Slice-Based TAM Optimization and Test Scheduling. In: Design, Automation and Test in Europe Conference and Exhibition. IEEE Press, Germany (2007)

    Google Scholar 

  5. Chudhury, P.P., Chowdhury, D.R., Nandi, S., Chattopadhyay, S.: Additive Cellular Automata Theory and Applications, vol. 1. IEEE Computer Society Press, Los Alamitos (1997)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Hiroshi Umeo Shin Morishita Katsuhiro Nishinari Toshihiko Komatsuzaki Stefania Bandini

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Chakraborty, R., Chowdhury, D.R. (2008). coreBIST: A Cellular Automata Based Core for Self Testing System-on-Chips. In: Umeo, H., Morishita, S., Nishinari, K., Komatsuzaki, T., Bandini, S. (eds) Cellular Automata. ACRI 2008. Lecture Notes in Computer Science, vol 5191. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-79992-4_66

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-79992-4_66

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-79991-7

  • Online ISBN: 978-3-540-79992-4

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics