Abstract
Performance evaluation is an important engineering tool that provides valuable feedback on design choices in the implementation of multi-core systems such as parallel systems, multicomputers, and Systems-on-Chip (SoCs). The significant advantage of analytical models over simulation is that they can be used to obtain performance results for large systems under different configurations and working conditions which may not be feasible to study using simulation on conventional computers due to the excessive computation demands. We present Caspian, a novel analytic performance model, aimed to minimize prediction cost, while providing prediction accuracy. This is accomplished by using a G/G/1 priority queueing model which is used for arbitrary network topology with wormhole routing under arbitrary traffic pattern. The accuracy of this model is examined through extensive simulation results.
Chapter PDF
References
Aljundi, A.C., Dekeyser, J., Kechadi, M.T., Scherson, I.D.: A Universal Performance Fac-tor for Multi-criteria Evaluation of Multistage Interconnection Networks. Future Generation Computer Systems 22(7), 794–804 (2006)
Bolch, G., Greiner, S., De Meer, H., Trivedi, K.S.: Queueing Networks and Markov Chains: Modeling and Performance Evaluation with Computer Science Applications, 2nd edn. John Wiley and Sons, Chichester (2006)
Duato, J.: Why Commercial Multicomputers Do Not Use Adaptive Routing. IEEE Technical Committee on Computer Architecture Newsletter, pp. 20–22 (1994)
Duato, J., Yalamanchili, C., Ni, L.: Interconnection Networks: An Engineering Approach. IEEE Computer Society Press, Los Alamitos (2003)
Hu, J., Ogras, U.Y., Marculescu, R.: System-level Buffer Allocation for Application-Specific Networks-on-chip Router Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25(12), 2919–2933 (2006)
Kiasari, A.E., Hessabi, S., Sarbazi-Azad, H.: PERMAP: A Performance-Aware Mapping for Application-Specific SoCs. In: Proceedings of the Application-specific Systems, Architectures and Processors (2008)
Kiasari, A.E., Rahmati, D., Sarbazi-Azad, H., Hessabi, S.: A Markovian Performance Model for Networks-on-Chip. In: Proceedings of the Euromicro International Conference on Parallel, Distributed and Network-Based Processing, pp. 157–164 (2008)
Najafabadi, H.H., Sarbazi-Azad, H., Rajabzadeh, P.: Performance Modelling of Fully Adaptive Wormhole Routing in 2D Mesh-connected Multiprocessors. In: Proceedings of the International Symposium on Modelling, Analysis, and Simulation of Computer and Telecommunication Systems, pp. 528–534 (2004)
Pawlikowski, K.: Steady-State Simulation of Queueing Processes: A Survey of Problems and Solutions. ACM Computing Surveys 22(2), 123–170 (1990)
Sarbazi-Azad, H., Ould-Khaoua, M., Mackenzie, L.M.: Analytical Modeling of Worm-hole-Routed k-Ary n-Cubes in the Presence of Hot-Spot Traffic. IEEE Transaction on Computers 50(7), 623–634 (2001)
Takagi, H.: Queueing analysis. Vacation and Priority Systems, vol. 1. North-Holland, Amsterdam (1991)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kiasari, A.E., Sarbazi-Azad, H., Hessabi, S. (2008). Caspian: A Tunable Performance Model for Multi-core Systems. In: Luque, E., Margalef, T., Benítez, D. (eds) Euro-Par 2008 – Parallel Processing. Euro-Par 2008. Lecture Notes in Computer Science, vol 5168. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-85451-7_12
Download citation
DOI: https://doi.org/10.1007/978-3-540-85451-7_12
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-85450-0
Online ISBN: 978-3-540-85451-7
eBook Packages: Computer ScienceComputer Science (R0)