Abstract
Traditional DRAM has faced more challenges in the memory subsystem. Meanwhile, more types of memories become available as new technologies have been developed in many areas. In this case, the unified memory architecture should be changed to a heterogeneous one to utilize the new memories and obtain optimal performance in terms of memory access latency and life time. In this paper, a hierarchical model is studied and compared with a flat model. To evaluate our designs, the system bus trace is collected for realistic trace-driven simulation. We use typical server benchmark SPEC jbb2005 and typical desktop benchmarks Quake 3 and SYSmark 2007 as our evaluation workloads. The experimental results show that the performance of proposed hierarchical model is very stable in writing access and its average reading access time is not sensitive to its associativity.
Chapter PDF
References
Wang, W., Wang, Q., Wei, W., Liu, D.: Modeling and Evaluating Heterogeneous Memory Architectures by Trace-driven Simulation. In: MAW 2008, Ischia, Italy, May 5 (2008)
Hennessy, J.L., Patterson, D.A.: Computer Architecture – A Quantitative Approach, 4th edn. Morgan Kaufmann, San Francisco (2007)
Iyer, R.: On Modeling and Analyzing Cache Hierarchies using CASPER. In: 11th IEEE/ACM Symposium on Modeling, Analysis and Simulation of Computer and Telecom Systems (October 2003)
Ekman, M., Stenstrom, P.: A case for multi-level main memory. In: Proceedings of the 3rd Workshop on Memory Performance Issues: in Conjunction with the 31st international Symposium on Computer Architecture. WMPI 2004, Munich, Germany, June 20 - 20, 2004, vol. 68 (2004)
Iyer, R., Zhao, L., Guo, F., Illikkal, R., Makineni, S., Newell, D., Solihin, Y., Hsu, L., Reinhardt, S.: QoS policies and architecture for cache/memory in CMP platforms. In: Proceedings of the 2007 ACM SIGMETRICS international Conference on Measurement and Modeling of Computer Systems (SIGMETRICS 2007), San Diego, California, USA, June 12 - 16 (2007)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wang, W., Wang, Q., Wei, W., Liu, D. (2008). Evaluating Heterogeneous Memory Model by Realistic Trace-Driven Hardware/Software Co-simulation. In: Luque, E., Margalef, T., Benítez, D. (eds) Euro-Par 2008 – Parallel Processing. Euro-Par 2008. Lecture Notes in Computer Science, vol 5168. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-85451-7_20
Download citation
DOI: https://doi.org/10.1007/978-3-540-85451-7_20
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-85450-0
Online ISBN: 978-3-540-85451-7
eBook Packages: Computer ScienceComputer Science (R0)