Abstract
A new test data compression scheme is introduced. This scheme encodes the test data provided by the core vendor, using a new and very effective compression scheme based on OLEL coding and neighboring bit-wise exclusive-or transform(OCNBET). Codeword is divided into two parts according to the position: odd bits and even bits. The odd bits of codeword are used to represent the length of runs and the even bits of codeword are used to represent whether a run is finished. Furthermore, a neighboring bit-wise exclusive-or transform is introduced to increase the probability of runs of 0s in the transformed data, so significant compression improvements and power efficient compared with the already known schemes are achieved. A simple architecture is proposed for decoding the compressed data on chip. Its hardware overhead is very low and comparable to that of the most efficient methods in the literature. Experimental results for the six largest ISCAS-89 benchmark circuits show that the proposed scheme is obviously better than the already known schemes in the aspects of compression ratio, power and the decompression structure.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Chandra, C., Chakrabarty, K.: System-On-A-Chip Test-Data Compression and Decompression Architectures Based on Golomb Codes. IEEE CAD/ICAS 20, 355–368 (2001)
Jas, J., Ghosh, D., Touba, N.: An Efficient Test Vector Compression Scheme Using Selective Huffman Coding. IEEE CAD 21, 797–806 (2003)
Gonciari, B., Hashimi, A., Nicolici, G.: Variable-Length Input Huffman Coding for Systemon-a-chip Test. IEEE CAD 22, 783–796 (2003)
Chandra, C., Chakrabarty, K.: Frequency-Directed Run-Length Codes with Application to System-on-a-chip Test Data Compression. In: Proceedings of VTS, pp. 42–47 (2001)
Balakrishnan, B., Touba, N.: Relating Entropy Theory to Test Data Compression. In: Proceedings of ETS, pp. 94–99 (2004)
Reda, C., Orailoglu, J.: Reducing Test Application Time through Test Data Mutation Encoding. In: Proceeding of DATE, pp. 387–393 (2002)
Jas, J., Touba, N.: Using an Embedded Processor for Efficient Deterministic Testing of Systems-on-a-Chip. In: Proceedings of ICCD, pp. 418–423 (1999)
Lin, C., Chen, L.: A Cocktail Approach On Random Access Scan Toward Low Power and High Efficiency Test. In: Proceedings of ICCAD, pp. 94–99 (2005)
Barnhart, D., Distler, O., Farnsworth, A., Ferko, B.: Extending OPMISR beyond 10x Scan Test Efficiency. IEEE Design & Test Compututer, 1965–1973 (2002)
Jas, J., Touba, N.: Test Data Compression Technique for Embedded Cores Using Virtual Scan Chains. IEEE VLSI 12, 775–780 (2004)
Pandey, A., Patel, J.: An Incremental Algorithm For Test Generation in Illinois Scan Architecture Based Designs. In: Proceedings of DATE, pp. 368–375 (2002)
Bayraktaroglu, I., Orailoglu, A.: Test Volume and Application Time Reduction Through Scan Chain Concealment. In: Proceedings of DAC, pp. 151–155 (2001)
Bayraktaroglu, I., Orailoglu, A.: Decompression Hardware Determination for Test Volume and Time Reduction Through Unified Test Pattern Compaction and Compression. In: Proceedings of VTS, pp. 113–120 (2003)
Li, L., Chakrabarty, K.: Deterministic BIST Based on a Reconfigurable Interconnection Network. In: Proceedings of ITC, pp. 460–469 (2003)
Synopsys Inc., http://www.synopsys.com/
Rajski, J.: Embedded Deterministic Test. IEEE TCAD 23, 776–792 (2004)
Tang, H., Reddy, S., Pomeranz, I.: On Reducing Test Data Volume and Test Application Time for Multiple Scan Chain Designs. In: Proceedings of ITC, pp. 1079–1088 (2003)
Brglez, F.: Combinational Profiles of Sequential Benchmark Circuits. In: Proc of 1989 International Symposium on Circuits and Systems, pp. 1929–1934 (1989)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ma, J. (2008). A Test Data Compression Scheme for Reducing Power Based on OLELC and NBET. In: Huang, DS., Wunsch, D.C., Levine, D.S., Jo, KH. (eds) Advanced Intelligent Computing Theories and Applications. With Aspects of Theoretical and Methodological Issues. ICIC 2008. Lecture Notes in Computer Science, vol 5226. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-87442-3_90
Download citation
DOI: https://doi.org/10.1007/978-3-540-87442-3_90
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-87440-9
Online ISBN: 978-3-540-87442-3
eBook Packages: Computer ScienceComputer Science (R0)