Abstract
The Eye-RIS family is a set of vision systems which are conceived for single-chip integration using CMOS technologies. The Eye-RIS systems employ a bio-inspired architecture where image acquisition and processing are truly intermingled and the processing itself is realized in two steps. At the first step processing is fully parallel owing to the concourse of dedicated circuit structures which are integrated close to the sensors. These circuit structures handle basically analog information. At the second step, processing is realized on digitally-coded information data by means of digital processors. Overall, the processing architecture resembles that of natural vision systems, where parallel processing is made at the retina (first layer) and significant reduction of the information happens as the signal travels from the retina up to the visual cortex. This chapter outlines the concept of the Eye-RIS systems used within the SPARK project, these are, the Eye-RIS v1.1 vision system based on the ACE16K smart image sensor (used within the first half of the project) and the Eye-RIS v1.2 vision system which supersedes the v1.1 and is based on a new generation of smart image sensors named Q-Eye. Their main components, features and experimental data that illustrate its practical operation are presented as well in this chapter.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Carmona Galán, R.: Analysis and Design of Mixed-Signal Chips for Real-Time Image Processing, PhD dissertation, University of Seville (2002)
Chua, L.O., Roska, T.: Cellular Neural Networks and Visual Computing. Cambridge University Press, Cambridge (2002)
Domínguez-Castro, R., Espejo, S., Rodríguez-Vázquez, Á., Carmona, R., Földesy, P., Zarándy, Á., Szolgay, P., Szirányi, T., Roska, T.: A 0.8m CMOS 2-D Programmable Mixed-Signal Focal-Plane Array Processor with On-Chip Binary Imaging and Instructions Storage. IEEE J. Solid-State Circuits (1997)
Kleihorst, R.P., Abbo, A.A., Van der Avoird, A., Op de Beeck, M.J.R., Sevat, L., Wielage, P., van Veen, R., van Herten, H.: Xetal: A Low-power High-Performance Smart Camera Processor. In: Proceedings of the IEEE International Symposium on Circuits and Systems (2001)
Liñán Cembrano, G.: Design of Programmable Mixed-Signal Low-Power Consumption Chips for Vision Systems, PhD dissertation, University of Seville (2002)
Liñán, G., Espejo, S., Domínguez-Castro, R., Rodríguez-Vázquez, Á.: ACE4k: An Analog I/O 64x64 Visual Microprocessor Chip with 7-bit Analog Accuracy. International Journal of Circuit Theory and Applications (2002)
Liñán, G., Rodríguez-Vázquez, Á., Carmona, R., Jiménez-Garrido, F., Espejo, S., Domínguez-Castro, R.: A 1000 FPS at 128 x 128 Vision Processor UIT 8-Bit Digitized I/O. IEEE Journal of Solid-State Circuits (2004)
Rodríguez-Vázquez, Á., Liñán, G., Espejo, S., Domínguez-Castro, R.: Mismatch-Induced Trade-Offs and Scalability of Analog Preprocessing Visual Microprocessor. In: Analog Integrated Circuits and Signal Processing. Kluwer Academics, Dordrecht (2003)
Russ, J.C.: The Image Processing Handbook. CRC Press, Boca Raton (1992)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Alba, L. et al. (2009). New Visual Sensors and Processors. In: Arena, P., Patanè, L. (eds) Spatial Temporal Patterns for Action-Oriented Perception in Roving Robots. Cognitive Systems Monographs, vol 1. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-88464-4_8
Download citation
DOI: https://doi.org/10.1007/978-3-540-88464-4_8
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-88463-7
Online ISBN: 978-3-540-88464-4
eBook Packages: EngineeringEngineering (R0)