Abstract
The effectiveness of traditional compiler techniques employed in high-level synthesis of synchronous circuits aiming to present a generic code is studied for asynchronous synthesis by considering the special features of these circuits. The compiler methods can be used innovatively to improve the synthesis results in both power consumption and area. The compiler methods like speculation, loop invariant code motion and condition expansion are applicable in decreasing mass of handshaking circuits and intermediate modules. Moreover, they eliminate conditional access to variables and ports and reducing the amount of completion detection circuits. The approach is superimposed on to Persia synthesis toolset as a presynthesis source-to-source transformation phase, and results shows on average 22% improvement in terms of area and 24 % in power consumption for asynchronous benchmarks.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Gupta, S., Gupta, R., Dutt, N., Nicolau, A.: Coordinated parallelizing compiler optimizations and high level synthesis. ACM transitions on design of electronic systems 9(4) (October 2004)
Gupta, S., Savoiu, N., Dutt, N.D., Gupta, R.K., Nicolau, A.: Using global code motions to improve the quality of results for high level synthesis. IEEE. Transitions on computer aided design of integrated circuits and systems 23(2) (February 2004)
Nicolau, A., Novack, S.: Trailblazing: A hierarchical approach to percolation scheduling. In: International conference on parallel processing (1993)
Streedhar, V.C., Gao, G.R., Lee, Y.-F.: Incremental computation of dominator trees. ACM Trans. Program. Languages and syst. 19, 2 March (1997)
Gupta, S., Savoiu, N., Kim, S., Dutt, N., Gupta, R., Nicolau, A.: Speculation techniques for High level synthesis of control Intensive designs. In: Proceedings of the Design Automation Conference, pp. 269–272. ACM, New York (2001)
Tugsinavisut, A.: Design and synthesis of concurrent asynchronous systems. The dissertation for the degree doctor of philosophy (electrical engineering) in university of southern California (December 2005)
Asynchronous group of Amir Kabir University: Design and Implementation of Synthesis toolset for asynchronous and GALS circuits. Persia. Technical report to industrial and mines ministry of Iran
Saleh, K.: Hardware Architectures for Reed-Solomon Decoders. Technical Report, Amir kabir University of Technology (January 2003)
Wicker, S., Bhargava, K.: Reed-Solomon Codes and Their Applications. IEEE Press, Los Alamitos (1994)
Seifhashemi, A., Pedram, H.: Verilog HDL, a Replacement for CSP. In: 3rd ACiD-WG Worksop FP5, FORTH, Heraklion, Crete, Greece (January 2003)
Seifhashemi, A., Pedram, H.: Verilog HDL, Powered by PLI: a suitable Framework for Describing and Modeling Asynchronous Circuits at All Levels of Abstraction. In: Proc. Of 40th DAC, Anneheim, CA, USA (June 2003)
Wong, G.: High-Level: Synthesis and Rapid Prototyping of Asynchronous VLSI Systems, PhD thesis, California Institute of Technology (May 2004)
Morel, E., Renvoise, C.: Global optimization by suppression of partial redundancies. Communication of ACM 22(2) (February 1979)
Niknahad, Ghavami, Najibi, Pedram: A power estimation methodology for QDI asynchronous circuits based on high-level simulation. In: IEEE computer society annual symposium on VLSI (ISVLSI 2007), pp. 471–472 (2007)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
ZamanZadeh, S., Najibi, M., Pedram, H. (2008). Pre-synthesis Optimization for Asynchronous Circuits Using Compiler Techniques. In: Sarbazi-Azad, H., Parhami, B., Miremadi, SG., Hessabi, S. (eds) Advances in Computer Science and Engineering. CSICC 2008. Communications in Computer and Information Science, vol 6. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-89985-3_141
Download citation
DOI: https://doi.org/10.1007/978-3-540-89985-3_141
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-89984-6
Online ISBN: 978-3-540-89985-3
eBook Packages: Computer ScienceComputer Science (R0)