Skip to main content

Accomodating Diversity in CMPs with Heterogeneous Frequencies

  • Conference paper
High Performance Embedded Architectures and Compilers (HiPEAC 2009)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5409))

Abstract

Shrinking process technologies and growing chip sizes have profound effects on process variation. This leads to Chip Multiprocessors (CMPs) where not all cores operate at maximum frequency. Instead of simply disabling the slower cores or using guard banding (running all at the frequency of the slowest logic block), we investigate keeping them active, and examine performance and power efficiency of using frequency-heterogeneous CMPs on multithreaded workloads. With uniform workload partitioning, one might intuitively expect slower cores to degrade performance. However, with non-uniform workload partitioning, we find that using both low and high frequency cores improves performance and reduces energy consumption over just running faster cores. Thread scheduling and workload partitioning naturally play significant roles in these improvements. We find that using under-performing cores improves performance by 16% on average and saves CPU energy by up to 16% across the NAS and SPEC-OMP benchmarks on a quad-core AMD platform. Workload balancing via dynamic partitioning yields results within 5% of the overall ideal value. Finally, we show feasible methods to determine at run time whether using a heterogeneous configuration is beneficial. We validate our work through evaluation on a real CMP.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. AMD Corporation. Model number and feature comparisons — AMD Phenom. Processors, http://www.amd.com/us-en/Processors/ProductInformation/030_118_15331_15332

  2. Aslot, V., Eigenmann, R.: Performance characteristics of the SPEC OMP2001 benchmarks. In: Proceedings of the European Workshop on OpenMP (September 2001)

    Google Scholar 

  3. Bailey, D., Harris, T., Saphir, W., Van der Wijngaart, R., Woo, A., Yarrow, M.: The NAS parallel benchmarks 2.0. Report NAS-95-020, NASA Ames Research Center (December 1995)

    Google Scholar 

  4. Balakrishnan, S., Rajwar, R., Upton, M., Lai, K.: The impact of performance asymmetry in emerging multicore architectures. In: Proc. 32nd IEEE/ACM International Symposium on Computer Architecture, pp. 506–517 (June 2005)

    Google Scholar 

  5. Bowman, K., Alameldeen, A., Srinivasan, S., Wilkerson, C.: Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors. In: Proc. IEEE/ACM International Symposium on Low Power Electronics and Design, pp. 50–55 (August 2007)

    Google Scholar 

  6. Bowman, K., Meindl, J.: Impact of within-die parameter fluctuations on future maximum clock frequency distributions. In: Proc. IEEE Conference on Custom Integrated Circuits, pp. 229–232 (May 2001)

    Google Scholar 

  7. Donald, J., Martonosi, M.: Power efficiency for variation-tolerant multicore processors. In: Proc. IEEE/ACM International Symposium on Low Power Electronics and Design, pp. 304–309 (October 2006)

    Google Scholar 

  8. Eranian, S.: Perfmon2: a flexible performance monitoring interface for Linux. In: Proc. 2006 Ottawa Linux Symposium, pp. 269–288 (July 2006)

    Google Scholar 

  9. Ge, R., Feng, X., Feng, W., Cameron, K.: CPU MISER: A performance-directed, run-time system for power-aware clusters. In: Proc. International Conference on Parallel Processing, pp. 18–26 (September 2007)

    Google Scholar 

  10. Herbert, S., Marculescu, D.: Analysis of dynamic voltage/frequency scaling in chip-multiprocessors. In: Proc. IEEE/ACM International Symposium on Low Power Electronics and Design, pp. 38–43 (August 2007)

    Google Scholar 

  11. Humenay, E., Tarjan, D., Skadron, K.: Impact of process variations on multicore performance symmetry. In: Proc. ACM/IEEE Design, Automation and Test in Europe Conference and Exposition, pp. 1653–1658 (August 2007)

    Google Scholar 

  12. Isci, C., Buyuktosunoglu, A., Cher, C.-Y., Bose, P., Martonosi, M.: An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget. In: Proc. IEEE/ACM 40th Annual International Symposium on Microarchitecture, pp. 347–358 (December 2006)

    Google Scholar 

  13. Isci, C., Contreras, G., Martonosi, M.: Live, runtime phase monitoring and prediction on real systems with application to dynamic power management. In: Proc. IEEE/ACM 40th Annual International Symposium on Microarchitecture, pp. 359–370 (December 2006)

    Google Scholar 

  14. Kadayif, I., Kandemir, M., Vijaykrishnan, N., Irwin, M., Kolcu, I.: Exploiting processor workload heterogeneity for reducing energy consumption in chip multiprocessors. In: Proc. ACM/IEEE Design, Automation and Test in Europe Conference and Exposition, vol. 2, pp. 1158–1163 (February 2004)

    Google Scholar 

  15. Liao, C., Liu, Z., Huang, L., Chapman, B.: Evaluating OpenMP on chip multithreading platforms. In: Proc. First International Workshop on OpenMP (June 2005)

    Google Scholar 

  16. Liu, F., Chaudhary, V.: Extending OpenMP for heterogeneous chip multiprocessors. In: Proc. International Conference on Parallel Processing, pp. 161–170 (October 2003)

    Google Scholar 

  17. Standard Performance Evaluation Corporation. SPEC OMP benchmark suite (2001), http://www.specbench.org/hpg/omp2001/

  18. Tiwari, A., Sarangi, S., Torrellas, J.: ReCycle: Pipeline adaptation to tolerate process variation. In: Proc. 34th IEEE/ACM International Symposium on Computer Architecture, pp. 323–334 (June 2007)

    Google Scholar 

  19. Tiwari, A., Torrellas, J.: An updated evaluation of ReCycle. In: Proc. Workshop on Duplication, Deconstructing, and Debunking, in association with the 35th International Symposium on Computer Architecture (June 2008)

    Google Scholar 

  20. Unsal, O., Tschanz, J.W., Bowman, K., De, V., Vera, X., Gonzalez, A., Ergin, O.: Impact of parameter variations on circuits and microarchitecture. In: Proc. IEEE/ACM 40th Annual International Symposium on Microarchitecture, pp. 30–39 (November 2006)

    Google Scholar 

  21. Wong, P., Jin, H., Becker, J.: Load balancing multi-zone applications on a heterogeneous cluster with multi-level parallelism. In: Proc. of the Third International Symposium on Parallel and Distributed Computing, pp. 388–393 (July 2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Bhadauria, M., Weaver, V., McKee, S.A. (2009). Accomodating Diversity in CMPs with Heterogeneous Frequencies. In: Seznec, A., Emer, J., O’Boyle, M., Martonosi, M., Ungerer, T. (eds) High Performance Embedded Architectures and Compilers. HiPEAC 2009. Lecture Notes in Computer Science, vol 5409. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-92990-1_19

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-92990-1_19

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-92989-5

  • Online ISBN: 978-3-540-92990-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics