

Commenced Publication in 1973

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Alfred Kobsa

University of California, Irvine, CA, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

University of Dortmund, Germany

Madhu Sudan

Massachusetts Institute of Technology, MA, USA

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Gerhard Weikum

Max-Planck Institute of Computer Science, Saarbruecken, Germany

David Kaeli Kai Sachs (Eds.)

Computer Performance Evaluation and Benchmarking

SPEC Benchmark Workshop 2009
Austin, TX, USA, January 25, 2009
Proceedings

Volume Editors

David Kaeli
Northeastern University
Department of Electrical and Computer Engineering
360 Huntington Ave., Boston, MA 02115, USA
E-mail: kaeli@ece.neu.edu

Kai Sachs
Technische Universität Darmstadt
Dept. of Computer Science
Schlossgartenstr. 73, 64289 Darmstadt, Germany
E-mail: sachs@dvs.tu-darmstadt.de

Library of Congress Control Number: Applied for

CR Subject Classification (1998): B.2.4, B.2.2, B.3.3, B.8, C.1, B.1, B.7.1

LNCS Sublibrary: SL 2 – Programming and Software Engineering

ISSN	0302-9743
ISBN-10	3-540-93798-6 Springer Berlin Heidelberg New York
ISBN-13	978-3-540-93798-2 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

springer.com

© Springer-Verlag Berlin Heidelberg 2009
Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India
Printed on acid-free paper SPIN: 12603886 06/3180 5 4 3 2 1 0

Preface

This volume contains the set of papers presented at the SPEC Benchmark Workshop 2009 held January 25 in Austin, Texas, USA. The program included eight refereed papers, a keynote talk on virtualization technology benchmarking, an invited paper on power benchmarking and a panel on multi-core benchmarking. Each refereed paper was reviewed by at least four Program Committee members. The result is a collection of high-quality papers discussing current issues in the area of benchmarking research and technology.

A number of people contributed to the success of this workshop. Rudi Eigenmann served as General Chair and ably handled many of the details involved with providing a high-quality meeting. We would like to thank the members of the Program Committee for their time and effort in arriving at a high-quality program. We would also like to acknowledge the guidance provided by the SPEC Workshop Steering Committee.

We would like to thank the staff at Springer for their cooperation and support. We want to particularly recognize Dianne Rice for her assistance and guidance, and also Kathy Power, Cathy Sandifer and the whole SPEC office for their help. And finally, we want to thank all SPEC members for their continued support and sponsorship of this meeting.

January 2009

David Kaeli
Kai Sachs

Organization

SPEC Benchmark Workshop 2009 was sponsored by the Standard Performance Evaluation Corporation in cooperation with IEEE Technical Committee on Computer Architecture (TCAA).

Executive Committee

General Chair	Rudi Eigenmann (Purdue University, USA)
Program Chair	David Kaeli (Northeastern University, USA)
Publication Chair	Kai Sachs (TU Darmstadt, Germany)

Program Committee

Jose Nelson Amaral	University of Alberta, USA
Umesh Bellur	Indian Institute of Technology Bombay, India
Anton Chernoff	AMD, USA
Lieven Eeckhout	University of Ghent, Belgium
Rudi Eigenmann	Purdue University, USA
Jose Gonzalez	Intel Barcelona, Spain
John L. Henning	Sun Microsystems, USA
Lizy K. John	University of Texas at Austin, USA
David Kaeli	Northeastern University, USA
Helen Karatza	Aristotle University of Thessaloniki, Greece
Samuel Kounev	Universität Karlsruhe (TH), Germany
Tao Li	University of Florida, USA
David Lilja	University of Minnesota, USA
Christoph Lindemann	University of Leipzig, Germany
John Mashey	Consultant, USA
Jeffrey Reilly	Intel Corporation, USA
Kai Sachs	TU Darmstadt, Germany
Resit Sendag	University of Rhode Island, USA
Erich Strohmaier	Lawrence Berkeley National Laboratory, USA
Bronis Supinski	Lawrence Livermore National Laboratory, USA
Petr Tůma	Charles University in Prague, Czech Republic
Reinhold Weicker	(formerly) Fujitsu Siemens, Germany

Workshop Steering Committee

Alan Adamson	IBM, Canada
Jose Nelson Amaral	University of Alberta, USA
David Bader	Georgia Tech, USA
Rudi Eigenmann	Purdue University, USA
Rema Hariharan	AMD, USA
John L. Henning	Sun Microsystems, USA
Lizy K. John	University of Texas at Austin, USA
David Kaeli	Northeastern University, USA
Samuel Kounev	Universität Karlsruhe (TH), Germany
David Morse	Dell, USA
Kai Sachs	TU Darmstadt, Germany

Table of Contents

Benchmark Suites

SPECrate2006: Alternatives Considered, Lessons Learned	1
<i>John L. Henning</i>	
SPECjvm2008 Performance Characterization	17
<i>Kumar Shiv, Kingsum Chow, Yanping Wang, and Dmitry Petrochenko</i>	

CPU Benchmarking

Performance Characterization of Itanium® 2-Based Montecito Processor	36
<i>Darshan Desai, Gerolf F. Hoflehner, Arun Kejariwal, Daniel M. Lavery, Alexandru Nicolau, Alexander V. Veidenbaum, and Cameron McNairy</i>	
A Tale of Two Processors: Revisiting the RISC-CISC Debate	57
<i>Ciji Isen, Lizy K. John, and Eugene John</i>	
Investigating Cache Parameters of x86 Family Processors	77
<i>Vlastimil Babka and Petr Tůma</i>	

Power/Thermal Benchmarking

The Next Frontier for Power/Performance Benchmarking: Energy Efficiency of Storage Subsystems	97
<i>Klaus-Dieter Lange</i>	
Thermal Design Space Exploration of 3D Die Stacked Multi-core Processors Using Geospatial-Based Predictive Models	102
<i>Chang-Burm Cho, Wangyuan Zhang, and Tao Li</i>	

Modeling and Sampling Techniques

Generation, Validation and Analysis of SPEC CPU2006 Simulation Points Based on Branch, Memory and TLB Characteristics	121
<i>Karthik Ganesan, Deepak Panwar, and Lizy K. John</i>	
A Note on the Effects of Service Time Distribution in the M/G/1 Queue	138
<i>Alexandre Brandwajn and Thomas Begin</i>	

Author Index	145
------------------------	-----