Abstract
Using new silicon technologies, increasing logic densities and clock frequencies on FPGAs lead to rapid elevation in power density. Since the power consumption is a critical challenge for application implementation, a novel power-aware partitioning, placement and routing (P&R) algorithm targeting to 3D FPGAs, is introduced. The proposed methodology achieves to redistribute the switched capacitance over the hardware resources in a rather ”balanced” profile, reducing among others the maximal on-chip temperatures. Due to the relation between switched capacitance and power consumption, the proposed P&R algorithm can be considered as a power management approach. This algorithm is realized as part of 3DPRO tool. Comparing to alternative P&R solutions, we eliminate the area on hotspots about 68%, while we achieve savings in delay and energy consumption about 9% and 11% in average,respectively.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
International Technology Roadmap for Semiconductors, http://www.intel.com/technology/silicon/itroadmap.htm
Poon, K., Wilton, S., Yan, A.: A detailed power model for field-programmable gate arrays. ACM Transactions on Design Automation of Electronic Systems (TODAES) 10(2), 279–302 (2005)
Sakurai, T., Newton, R.: Alpha-power law mosfet model and its applications to cmos inverter delay and other formulas. IEEE Journal of Solid-State Circuits 25(2), 584–594 (1990)
Cong, J., Wei, J., Zhang, Y.: A Thermal-Driven Floorplanning Algorithm for 3D ICs. In: IEEE/ACM Int. Conference on Computer-Aided Design, pp. 306–313 (2004)
Yang, S.: Logic Synthesis and Optimization Benchmarks, Version 3.0. Tech. Report, Microe-lectronics Centre of North Carolina (1991)
Telikepalli, A.: Designing for Power Budgets and Effective Thermal Management. In Xcell Journal (56) (2006)
Thermal Management for 90-nm FPGAs. Application Note 358, Altera Corporation
Siozios, K., Sotiriadis, K., Pavlidis, V., Soudirs, D.: Exploring Alternative 3D FPGA Architectures: Design Methodology and CAD Tool Support. In: 17th Int. Conference on Field Programmable Logic and Applications, pp. 652–655 (2007)
Ting-Yen, C., Souri, S., Chip On, C., Saraswat, K.: Thermal Analysis of Heterogeneous 3D ICs with Various Integration Scenarios. In: International Technical Electron Design Meeting, pp. 31.2.1–31.2.4 (2001)
Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Dordrecht (1999)
Selvakkumaran, N., Karypis, G.: Multi-Objective Hypergraph Partitioning Algorithms for Cut and Maximum Subdomain Degree Minimization. In: Int. Conference on Computer Aided Design, pp. 726–733 (2003)
Okamoto, T., Cong, J.: Buffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization. In: Int. Conference on Computer Aided Design, pp. 44–49 (1996)
Ababei, C., Feng, Y., Goplen, B., Hushrav Mogal Zhang, T., Bazargan, K.: Sachin Sapatnekar: Placement and Routing in 3D Integrated Circuits. IEEE Design & Test of Computers 22(6), 520–531 (2005)
Das, S., Chandrakasan, A., Reif, R.: Timing, Energy, and Thermal Performance of Three Dimensional Integrated Circuits. In: 14th Great Lakes symposium on VLSI, pp. 338–343 (2004)
Rahman, A., Trezza, J., New, B., Trimberger, S.: Die Stacking Technology for Terabit Chip-to-Chip Communications. In: IEEE Custom Integrated Circuits Conference, pp. 587–590 (2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Siozios, K., Soudris, D. (2009). An Efficient Approach for Managing Power Consumption Hotspots Distribution on 3D FPGAs. In: Svensson, L., Monteiro, J. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2008. Lecture Notes in Computer Science, vol 5349. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-95948-9_44
Download citation
DOI: https://doi.org/10.1007/978-3-540-95948-9_44
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-95947-2
Online ISBN: 978-3-540-95948-9
eBook Packages: Computer ScienceComputer Science (R0)