Abstract
New generations of embedded devices, following the trend found in personal computers, are becoming computationally powerful. A current embedded scenario presents a large amount of complex and heterogeneous functionalities, which have been forcing designers to create novel solutions to increase the performance of embedded processors while, at the same time, maintain power dissipation as low as possible. Former embedded devices could have been designed to execute a defined application set. Nowadays, in the new generation of these devices, some applications are unknown at design time. For example, in portable phones, the client is able to download new applications during the product lifetime. Hence, traditional designs can fail to deliver the required performance while executing an application behavior that has not been previously defined. On the other hand, reconfigurable architectures appear to be a possible solution to increase the processor performance, but their employment in embedded devices faces two main design constraints: power and area. In this work, we propose an ASIP reconfigurable development flow that aggregates design area optimization and a run-time technique that reduces energy consumption. The coupling of both methods builds an area optimized reconfigurable architecture to provide a high-performance and energy-efficient execution of a defined application set. Moreover, thanks to the adaptability provided by the reconfigurable ASIP approach, the execution of new application not foreseen at design time still shows high speedups rates with low energy consumption.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Tsarchopoulos, P.: European Research in Embedded Systems. In: Proceeding of Embedded Computer Systems: Architectures, Modeling, and Simulation, pp. 2–4 (July 2006)
Venkataramani, G., Najjar, W., Kurdahi, F., Bagherzadeh, N., Bohm, W.: A compiler framework for mapping applications to a coarse-grained reconfigurable computer architecture. In: Proceedings of the 2001 international Conference on Compilers, Architecture, and Synthesis For Embedded Systems. CASES 2001, pp. 116–125. ACM, New York (2001)
Lysecky, R., Stitt, G., Vahid, F.: Warp Processors. In: Proceedings of the 41st Annual Conference on Design Automation. DAC 2004, pp. 659–681. ACM, New York (2004)
Hauser, J.R., Wawrzynek, J.: Garp: a MIPS processor with a reconfigurable coprocessor. In: Proceedings of the 5th IEEE Symposium on Fpga-Based Custom Computing Machines. FCCM, p. 12. IEEE Computer Society, Washington
Patel, S.J., Lumetta, S.S.: rePLay: A Hardware Framework for Dynamic Optimization. IEEE Trans. Comput. 50(6), 590–608 (2001)
Beck, A.C.S., Rutzig, M.B., Gaydadjiev, G., Carro, L.: Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications. In: Design, Automation and Test in Europe, 2008. DATE 2008, March 10-14, pp. 1208–1213 (2008); Yeager, K.C.: The MIPS R10000 Superscalar Microprocessor. IEEE Micro 16(2), 28–40 (1996)
Shi, K., Howard, D.: Challenges in sleep transistor design and implementation in low-power designs. In: Proceedings of the 43rd Annual Conference on Design Automation. DAC 2006, pp. 113–116. ACM, New York (2006)
Huang, I., Despain, A.M.: Generating instruction sets and microarchitectures from applications. In: Proceedings of the 1994 IEEE/ACM international Conference on Computer-Aided Design. International Conference on Computer Aided Design, pp. 391–396. IEEE Computer Society Press, Los Alamitos (1994)
Clark, N., Tang, W., Mahlke, S.: Automatically generating Custom instruction set extensions. In: Workshop of Application-Specific Processors (2002)
Clark, N., Zhong, H., Mahlke, S.: Processor Acceleration Through Automated Instruction Set Customization. In: Proceedings of the 36th Annual IEEE/ACM international Symposium on Microarchitecture. International Symposium on Microarchitecture, p. 129. IEEE Computer Society, Washington
Hauck, S., Fry, T.W., Hosler, M.M., Kao, J.P.: The chimaera reconfigurable functional unit. IEEE Trans. Very Large Scale Integr. Syst. 12(2), 206–217
Chattopadhyay, A., Ahmed, W., Karuri, K., Kammler, D., Leupers, R., Ascheid, G., Meyr, H.: Design space exploration of partially re-configurable embedded processors. In: Proceedings of the Conference on Design, Automation and Test in Europe. Design, Automation, and Test in Europe, San Jose, CA, pp. 319–324
Beck, A.C., Carro, L.: Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility. In: Proceedings of the 42nd Annual Conference on Design Automation. DAC 2005, pp. 732–737. ACM, New York (2005)
Yeager, K.C.: The Mips R10000 Superscalar Microprocessor. IEEE Micro, 28–40 (April 1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Rutzig, M.B., Beck, A.C.S., Carro, L. (2009). Dynamically Adapted Low Power ASIPs. In: Becker, J., Woods, R., Athanas, P., Morgan, F. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2009. Lecture Notes in Computer Science, vol 5453. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-00641-8_13
Download citation
DOI: https://doi.org/10.1007/978-3-642-00641-8_13
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-00640-1
Online ISBN: 978-3-642-00641-8
eBook Packages: Computer ScienceComputer Science (R0)